203 changes: 100 additions & 103 deletions llvm/test/Instrumentation/DataFlowSanitizer/struct.ll
View file

Large diffs are not rendered by default.

3 changes: 0 additions & 3 deletions llvm/test/Instrumentation/DataFlowSanitizer/uninstrumented_local_functions.ll
View file
Original file line number Diff line number Diff line change
@@ -1,9 +1,6 @@
; RUN: opt < %s -passes=dfsan -dfsan-abilist=%S/Inputs/abilist.txt -S | FileCheck %s
target triple = "x86_64-unknown-linux-gnu"

; CHECK: @__dfsan_shadow_width_bits = weak_odr constant i32 [[#SBITS:]]
; CHECK: @__dfsan_shadow_width_bytes = weak_odr constant i32 [[#SBYTES:]]

define internal i8 @uninstrumented_internal_fun(i8 %in) {
ret i8 %in
}
Expand Down
15 changes: 6 additions & 9 deletions llvm/test/Instrumentation/DataFlowSanitizer/union.ll
View file
Original file line number Diff line number Diff line change
Expand Up @@ -2,20 +2,17 @@
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

; CHECK: @__dfsan_shadow_width_bits = weak_odr constant i32 [[#SBITS:]]
; CHECK: @__dfsan_shadow_width_bytes = weak_odr constant i32 [[#SBYTES:]]

@a = common global i32 0
@b = common global i32 0

; Check that we reuse unions where possible.

; CHECK-LABEL: @f.dfsan
define void @f(i32 %x, i32 %y) {
; CHECK: or i[[#SBITS]]
; CHECK: or i8
%xay = add i32 %x, %y
store i32 %xay, ptr @a
; CHECK-NOT: or i[[#SBITS]]
; CHECK-NOT: or i8
%xmy = mul i32 %x, %y
store i32 %xmy, ptr @b
ret void
Expand All @@ -29,13 +26,13 @@ define void @g(i1 %p, i32 %x, i32 %y) {
br i1 %p, label %l1, label %l2

l1:
; CHECK: or i[[#SBITS]]
; CHECK: or i8
%xay = add i32 %x, %y
store i32 %xay, ptr @a
br label %l3

l2:
; CHECK: or i[[#SBITS]]
; CHECK: or i8
%xmy = mul i32 %x, %y
store i32 %xmy, ptr @b
br label %l3
Expand All @@ -48,9 +45,9 @@ l3:

; CHECK-LABEL: @h.dfsan
define i32 @h(i32 %x, i32 %y) {
; CHECK: or i[[#SBITS]]
; CHECK: or i8
%xay = add i32 %x, %y
; CHECK-NOT: or i[[#SBITS]]
; CHECK-NOT: or i8
%xayax = add i32 %xay, %x
ret i32 %xayax
}
27 changes: 12 additions & 15 deletions llvm/test/Instrumentation/DataFlowSanitizer/vector.ll
View file
Original file line number Diff line number Diff line change
Expand Up @@ -2,20 +2,17 @@
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

; CHECK: @__dfsan_shadow_width_bits = weak_odr constant i32 [[#SBITS:]]
; CHECK: @__dfsan_shadow_width_bytes = weak_odr constant i32 [[#SBYTES:]]

define <4 x i4> @pass_vector(<4 x i4> %v) {
; CHECK-LABEL: @pass_vector.dfsan
; CHECK-NEXT: %[[#REG:]] = load i[[#SBITS]], ptr @__dfsan_arg_tls, align [[ALIGN:2]]
; CHECK-NEXT: store i[[#SBITS]] %[[#REG]], ptr @__dfsan_retval_tls, align [[ALIGN]]
; CHECK-NEXT: %[[#REG:]] = load i8, ptr @__dfsan_arg_tls, align [[ALIGN:2]]
; CHECK-NEXT: store i8 %[[#REG]], ptr @__dfsan_retval_tls, align [[ALIGN]]
; CHECK-NEXT: ret <4 x i4> %v
ret <4 x i4> %v
}

define void @load_update_store_vector(ptr %p) {
; CHECK-LABEL: @load_update_store_vector.dfsan
; CHECK: {{.*}} = load i[[#SBITS]], ptr @__dfsan_arg_tls, align 2
; CHECK: {{.*}} = load i8, ptr @__dfsan_arg_tls, align 2

%v = load <4 x i4>, ptr %p
%e2 = extractelement <4 x i4> %v, i32 2
Expand All @@ -26,12 +23,12 @@ define void @load_update_store_vector(ptr %p) {

define <4 x i1> @icmp_vector(<4 x i8> %a, <4 x i8> %b) {
; CHECK-LABEL: @icmp_vector.dfsan
; CHECK-NEXT: %[[B:.*]] = load i[[#SBITS]], ptr inttoptr (i64 add (i64 ptrtoint (ptr @__dfsan_arg_tls to i64), i64 2) to ptr), align [[ALIGN:2]]
; CHECK-NEXT: %[[A:.*]] = load i[[#SBITS]], ptr @__dfsan_arg_tls, align [[ALIGN]]
; CHECK: %[[L:.*]] = or i[[#SBITS]] %[[A]], %[[B]]
; CHECK-NEXT: %[[B:.*]] = load i8, ptr inttoptr (i64 add (i64 ptrtoint (ptr @__dfsan_arg_tls to i64), i64 2) to ptr), align [[ALIGN:2]]
; CHECK-NEXT: %[[A:.*]] = load i8, ptr @__dfsan_arg_tls, align [[ALIGN]]
; CHECK: %[[L:.*]] = or i8 %[[A]], %[[B]]

; CHECK: %r = icmp eq <4 x i8> %a, %b
; CHECK: store i[[#SBITS]] %[[L]], ptr @__dfsan_retval_tls, align [[ALIGN]]
; CHECK: store i8 %[[L]], ptr @__dfsan_retval_tls, align [[ALIGN]]
; CHECK: ret <4 x i1> %r

%r = icmp eq <4 x i8> %a, %b
Expand All @@ -40,19 +37,19 @@ define <4 x i1> @icmp_vector(<4 x i8> %a, <4 x i8> %b) {

define <2 x i32> @const_vector() {
; CHECK-LABEL: @const_vector.dfsan
; CHECK-NEXT: store i[[#SBITS]] 0, ptr @__dfsan_retval_tls, align 2
; CHECK-NEXT: store i8 0, ptr @__dfsan_retval_tls, align 2
; CHECK-NEXT: ret <2 x i32> <i32 42, i32 11>

ret <2 x i32> < i32 42, i32 11 >
}

define <4 x i4> @call_vector(<4 x i4> %v) {
; CHECK-LABEL: @call_vector.dfsan
; CHECK-NEXT: %[[V:.*]] = load i[[#SBITS]], ptr @__dfsan_arg_tls, align [[ALIGN:2]]
; CHECK-NEXT: store i[[#SBITS]] %[[V]], ptr @__dfsan_arg_tls, align [[ALIGN]]
; CHECK-NEXT: %[[V:.*]] = load i8, ptr @__dfsan_arg_tls, align [[ALIGN:2]]
; CHECK-NEXT: store i8 %[[V]], ptr @__dfsan_arg_tls, align [[ALIGN]]
; CHECK-NEXT: %r = call <4 x i4> @pass_vector.dfsan(<4 x i4> %v)
; CHECK-NEXT: %_dfsret = load i[[#SBITS]], ptr @__dfsan_retval_tls, align [[ALIGN]]
; CHECK-NEXT: store i[[#SBITS]] %_dfsret, ptr @__dfsan_retval_tls, align [[ALIGN]]
; CHECK-NEXT: %_dfsret = load i8, ptr @__dfsan_retval_tls, align [[ALIGN]]
; CHECK-NEXT: store i8 %_dfsret, ptr @__dfsan_retval_tls, align [[ALIGN]]
; CHECK-NEXT: ret <4 x i4> %r

%r = call <4 x i4> @pass_vector(<4 x i4> %v)
Expand Down