
L2/Stack

OS will be 32-bit, not 64-bit

- · simpler for kernel, machine boot goes from 16 → 32 → 64 bit
- · simpler interrupt handling
- · simpler debugging (less registers)
- simpler virtual memory

Each process has its own private address space




Private address space layout for IA32 Linux 2.x. F KVM COUSER STACKTOP 40 NMAPSHAREDLIBBOT 08048000 PROGRAMBOT

Stack Manipulation

- ' Stack=region of memory managed with stack discipline
- · push! src: fetch operand from src, dec esp by 4, store
- . popl dst: read memory at esp, inc esp by 4, load
- call label: push return address, jump to label
- · ret : pup address from stack, jump to address
- · To support recursion, code must be reentrant.
- · State only needed for limited time, callee returns before caller does.
- · Hence stack is allocated in nested frames,

Stack Frame.



Register Saving Conventions

· Caller save: caller saves temporary in frame before calling · Callee save: callee saves temporary in frame before using

caller feax = also used for return value

save edx

ecx

callee lebx

save esi
edi

special fesp
ebp

User registers, note that non-user registers exist but are not mentioned here


Running Programs

OS copies argc, argv from old address space to new address space in exec(), typically below bottom of stack with other weird things environment variables

main()'s return(0); defined to have the same effect as exit(0);

environment variables arg v main()

Accomplished by wrapping main() in "crt0.s",
void ~~main(int args, char * argv []) { exit (main(args, argv)); }



L3b/Hardware

Historically, one shared bus.

CPU Ethemel Graphics IDE Floppy USB
Memory

Then in 1997-2004, split bus.

remory — north bridge — AGP Graphics

south bridge

10E P — Etherne
Floppy C
USB I — SCSI

Then in 2004-2008, further split.

CPU

Memory north bridge—PCIe Graphics

South bridge

SATA P P - Ethernet

USB I E

Kernel Mode

- Programming language runtimes differ
 ML=> only heap, C=> stack based
- The processor is agnostic, though some processors mandate a stack
- · Trap handler (INT or software interrupt in Intel parlance) responsible for:
 - 1) Switch to correct stack
 - 2 Save registers
 - 3 Enable virtual memory
 - & Flush caches

Example. getpid() by Process 1



② running > u_reg [R_EAX] = running > u_pid, executed in kernel mode

3 restore Process 1 Process 2 05

Opportunity for multitasking!

Process I read()

Kernel tells disk to read sector xyz


Kernel switches to running PZ,

marks PI as blocked

Handling Interrupts

Interrupt vector table

- · Table base pointer programmed in 05 startup
- · Table entry size defined by hardware
- . interrupt controller's interrupt table entry for interrupt dispoich
 - 1) Save old processor state
 - 1 Modify CPV state per table entry, crucially program counter+ status register which define the new execution environment
 - 3 Start running interrupt handler
 - @On interrupt return, load saved processor state back into registers
 - 5 Restore program counter to reactivate old code
 - @ Hardware instruction normally restores some state, kernel must restore remainder
- · State is normally stored on the kernel stack. The interrupt handler uses the kernel stack as scratch space, and interrupt return IRET will load registers from the kernel stack too. IRET may also switch mode from kernel to user.



Example stack usage for an interrupt while in kernel mode, no privilege change.

· Interrupt handler can cause race conditions if it modifies state that the user process uses as a guard

if (device-idle) {A} else {B}


User	Interrypt handler
if (device_idle) /* no, go to B */	INTERRUPT, set device_idle=1
B - error!	

- · Defenses
 - · Suspend/mask/defer interrupt but avoid blocking all or too long
 - · Lock-free programming if applicable
- Example interrupt, timer avoid CPV hogs, time keeping

kernel switches back to process 1, Pz marked as runnable

→ Disk done reading, issues interrupt request. CPU stops running P2, interrupt to kernel, run disk interrupt handler

L4/ Process



Process Creation

Processes have a lot of state - memory contents, CPU register contents, 1/0 ports, etc

fork() - birth by cloning

memory: copy all

· registers: copy all except pid, parent gets child pid, child gets O

file descriptors: copy all references to open file state (not the files themselves!)

· other stuff: case-by-case 'obvious'

reade new execute (char * path, char * argv[], char * enup[]) to perform transplant surgery - new memory, new registers, mostly same file descriptors, 'obvious' behavior for other state



. spawn() - manually specify everything. One benefit is avoiding copy of unused stuff. clone() (or Plan9 rfork()) - build new process from old one, specifying what is copied vs

what is shared

Process Setup

· Kernel responsibility

O Toss old data, stack

@ Load executable

Build new stack by transferring argu[] and enup[] to top of new stack, hand-craft ~~ main[]'s stack frame

Set registers, especially esp←top of stack frame and eip←start of ~~main()

Process States

· Running: user mode or kernel mode

· Blocked: awaiting some event, e.g. 1/0 completion, message, sleeping.

Will not be run by scheduler.

· Runnable!

Forking : obsolete

Zombie: has called exit() and parent yet to notice.

Parent calls wait() to obtain exit code, after which zombie's
PCB is deleted from kernel. (see below for PCB)



Process Death

· Voluntary via exit()

Hardware exception, E.g. SIGSEGV

· Software exception, eig. SIGX(PU

· kill (pid, sig) - deliver sig to process pid

Process Control Block (PCB)


· Contains everything without a user-visible memory address

· Kernel management information

Scheduler state

· Process number, parent process number, etc

Memory Layout in 410



×86 details

· Privilege Levels (PLs)



- · Processor has 4 privilege levels
- · Zero most-privileged, three least
- · Processor always at one of the four privilege levels at any given time
- · PLs protect privileged data, trigger general protection faults
- · Interrupts and exceptions usually 3+0, sometimes 0+0
- · Running user code requires 0-73

· Memory Segmentation

- . Memory segment = memory range of the same kind
- · Hardware Kinds
 - · Read-only memory for boot
 - · Unbuffered video memory
- · Software Kinds
 - · Read-only code pages
 - · Stack
 - · Heap
- · In Win16 and Win32, each DLL is multiple segments (not Win64)
- · Mandatory X86 segments : Stack, code, data
- · Segments interact with privilege levels, e.g. kernel stack vs user stack, kernel code vs user code

. Segments

- segment register = cs, ss, ds, ..., 95
- segment selector
 which segment table and index?
 what segment access privilege?
 - regment descriptor rwhich memory range? rmemory range properties?
 - · Processor instruction fetch from %(5:% EIP ·e.g. If eip=Oxface, obtain Oxface'th byte of rode segment

Segment Selectors

requested privilege level, usually means


access level - but in %CS, means current
processor privilege level

index into
descriptor table

0=global descriptor table

1 = local descriptor table, unused in 410

Segment Table Entry Layout



Segment selector index t segment base

= linear virtual address memory physical address

5-descriptor type (0 = system, 1 = code or data)

Implied Segment Registers

- · (5 fetch code, all instructions fetched from %CS: % EIP
- · 55 stack segment, push and pop use %55: %ESP
- . Ds-default segment for data access

 MOV (%Pax), %ebx fetches from %Ds: %EAX
 but can specify ES, FS, GS instead

More on Segments

- . Need not be fully backed by physical memory, can overlap
 - Segment cannot be RWX, only RX or RW

Kernel Kernel Vser Vser Oxfffffff Ox00000000

(ontinued,

Instruction Execution, Processor POV

- · Regular work this, then next
- · Branch this, then somewhere else
- · Surprise must suddenly run a different body of code

Surprises

- Exception an instruction broke
 - · SIGSEGV, page fault, division by O, illegal instruction...
 - · Either fix and rerun, or kill program
- · Trap an instruction asks for help
 - . syscall, invoke kernel to do X
 - · resume at instruction after trap
- Interrupt 1/0 device needs attention
 - defer random instruction while driver runs
 - resume at deferred instruction

Getting Kernel Attention

- · Device hardware interrupt, more later
- · User processes "software interrupt", i.e. not an interrupt, Intel's INT n

Programmable Interrupt Controller (PIC)

· PIC serializes and delivers interrupts

To Processor —	PIC I D Timer 1 Keyboard	PICZ O Real time clock I General 1/0
	2 Second PIC+	2 General 1/0
	3 (OW5	3 General 1/0
	4 com!	4 General 1/0
	5 LPTZ	5 coprocessor
	6 Floppy	6 IDE bus
	1 LPTI	7 10E bus

Interrupt Handshakes

Processor Device

steamed Full. Assert interrupt,

don't deassert until processor

handler. explicitly dismisses.

handler. Send data, reducing fullness.

Process or determinent of the second data and the second data.

Dismiss the steam stop asserting interrupt, interrupt again.

· PIC automatically defers new interrupts from a device until the old one has been dismissed by processor.

Interrupt Descriptor Table (10T)

· IDT entry = function pointer + flags

31	16	15	14 13	15	2	37 9	54 (
Offset	31116	P	DPL	00	D1	1000	Leserved	
31	16	15						
Segment	Selector Offset 15:0							

· Notable IDT entries

- · O, divide by zero
- · 14, page fault
- · 32, keyboard interrupt

Back to Surprises

- · Sync or async?
 - · sync -> because of instruction, cannot be deferred
 - · async random time, can be deferred
- · What next?
 - · retry (exception)
 - · kill (exception)
 - · run next instruction (trap, interrupt)

Device Communication

 \cdot 1/0 Ports - inb(), Outb(), NOT memory! eg cursor Beware trying to memopy.

eg video - Memory-mapped 1/0-magic memory tied to devices

Drivers normally have top halves and bottom halves

process queued work
at a more convenient executes quickly
time

Topicers and bottom halves
interrupt driven
executes quickly
queues work

L6b/Threads

Thread = schedulable register set

Why threads?

- · Shared access to data structures
- · Responsiveness, e.g. clean cancellation
- Multiprocessor speedup

Thread Types

thread switch swap registers

+ no change to 05

- syscall blocks all threads

- cooperative scheduling awkward

- no benefit on multiprocessor Code

· Pure kernel threads 1:1

t faster on multiprocessor registers - stack t
+ (PU hogs made to behave registers - stack t
- rewrite userspace libraries to registers - stack t
be thread stafe Heap
- requires more kernel memory Data
- requires more kernel memory Code
- | PCB - | TCB + N + CB

· Many-to-many M: N

· M user threads share

N kernel threads

· Sharing can be dedicated

(user thread 12 owns kernel

thread 1) or shared or more

Thread Concellation

. Async /immediate - stop now, O more user space instructions, free stack and registers and vanish - very hard to garbage collect, maintain data structures

· Deferred - threads must check for cancellation or define safe cancellation points

Race Conditions

Process 0 Process 1
In -slbinlipr /tmplipr
run tmplipr, setuid printer
/binlish /tmplipr...
rin /tmplipr

In -s exploit /tmp//pr

L7b/Synch

Memory Model

- · Note that processors usually queue memory stores and coalesce redundant writes
- 'Memory barriers are available to stall the processor until the write pipe is empty
- · In 410, assume simple model

Synchronization Fundamentals

- · Atomic instruction sequence
- · Voluntary descheduling

Atomic Instruction Sequence

- ok to make competitors wait) that mush be interleaved with itself
- · Low probability of collision
 - · Must not use expensive anti-collision
 - ' Common non-colliding case must be fast

Voluntary Descheduling

- · Anti-atomic, want to be maximally interleaved against
- Rely on OS CPU descheduling

OS Naming Convention

- do {
 entry section:
 critical section:
 exit section:
 remainder section:
 } while (1);
- · For 2-process protocols, assume:
 - · Multiple threads
 - · Shared memory, no locking/atomic instructions
 - · No thread runs at O speed
 - · Thread i= us, thread j= other
 - · i,j are thread-local variables [i,j]={0,1}, j=1-i

Critical Section Requirements

- · Mutual exclusion

 At most one thread is executing each critical section.
- ' Progress

 (hoosing protocol must have bounded time.

 (ommon bug: choosing next entrant cannot wait for non-participants.
- Bounded Waiting

 Camot wait forever after starting entry protocol,
 bounded number of entries by others.

 (Note. Not necessarily a bounded number of instructions)

Peterson's Solution 1981

· Take turns when necessary boolean want[2]= |fake, false;

int turn = 0; want(i) = true;

turn = j;

while (want[j] && turn == j) { continue; }

- A /* (RITICAL SECTION */
 want[i] = false;
- · Proof of mutual exclusion. Suppose two threads in @, then want[i] == want[j] == true. So exited by turn, but turn cannot be both 0 and 1, &.

Lamport's Bakery Algorithm

- · Bakery counter, (ticket number, process number) tuple
- · Phase I. Pick max {current; +1 as your number.
- · Phase Z. Your turn when holding lowest (ticket id, pid)

Phase 1.

choosing[i] = true;

numEi] = max(num[0], ...) +1;

choosing[i]=false;

Phase 2.

for (j=0; j<n;++;)}

while (choosing[j]) { continue; }

while (num[j] != 0

num[i]=0;

L8b/Synch

Mutex

- · Also known as lock or latch
- 'Intel's atomic XCHG instruction
 int 32 xchg (int32 *lock, int 32 val) {
 register int abl,
 old = *lock;
 *lock=val;
 return old;
 }
- · init: lock-available =1
- · try-lock : won= xchg (&lock_available,0);
- spin-lock: while (!xchg (elock_auxillable, 0)) } continue;}
- · unlock! EXPECT_EQ (0, xchg[e lack_available,1))
- · Problem: guarantees mutual exclusion and progress, but not bounded waits
 - · Fairness via lock()
 - · Fairness via unlock(), waiting li]=false or set lock available
- · Note that unlocker may be required to use special memory access (atomic release us normal memory write)
- Note above fairness protocol rucks
 - · Size of thread population required
 - · O(n) in max possible competitors
- Metrics should consider typical access pattern and runtime environment
 - · Uniprocessor
 lock()'s xchg is wasteful, yield to
 the lock holder instead
 unlock() potentially an unfoir competition,
 depends on Os scheduler
 - Multiprocessor spin-waiting OK since short critical sections, low contention. Next xchg winner depends on memory hardware.

Load-Linked/Store-(onditional (LL/SC)

- · LL (addr) fetches old value from memory
- · SC (addr.val) stores val to addr only if nothing else has stored to that address in between, else fails
- · Implemented by cache snooping on the shared memory bus
- · Inherently nondeterministic, kills Mozilla cr

Intel 1860 Magic Lock Bit

- · Instruction locks bus, disables interrupts
- · 32-instruction timer triggers exceptions, and exceptions such as page fault or zero divide unlock bus
- · Allows implementation of synchronization primitives

Kernel

- . The kernel could in principle provide mutexes
 - · Detect context switch via instruction, memory addresses, Flag..
 - · Handle unusual case by giving time slice, simulating unfinished instructions, rollback.
- · In practice, too expensive and too complicated

L9b/Synch

Condition Variables

- · Keep track of threads temporarily blocked
- · Allow notifier threads to unblock thread(s)
- Must be thread safe
- · Be careful with signals

 cond-wait (cvar, world-mutex) {

 lock (cvar+mutex)

 enq (cvar+queue, gettid())

 unlock (world-mutex)

 ATOMIC {

 unlock (cvar+mutex)

 deschedule ()

 deschedule ()

 rould get lost

 or wake running

 thread

Semaphore

- · Counted resource, int represents #available
- · wait()/P()/dec() 7 must be atomic! . signal()/V()/inc()

Monitor

- · Invisible compiler-generated object
- · Module of high-level language procedures which all access some shared state
- Thread running in any procedure blocks all thread entries
- Basically cvar with implicit monitor mutex used throughout
- Different signal policies, no standard

L116/Yield

Pure user-space threads

· Single-threaded process, no thread-fork

· Thread = Stack + TCB

yield (user-thread-i)?

save registers on stack

tcb→sp = get_esp();

tcb = find_tcb(user-thread-i)




set_esp(tcb+sp);
restore registers from stack

User threads share memory, threads are not protected from each other

Kernel Processes

· Do not (usually) share memory

. Do not modify other processes' shared registers



P1: yield (P2)

JINT 50

Processor trap protocol stack switches (user-kernel),
saves some registers to P1's kernel stack

Top of kernel stack: esp0

x86 trap frame: ss, esp, eflags, cs, eip

Assembly wrapper saves more registers,
invokes C trap handler

Assembly wrapper restores registers

from P1's kernel stack

JIRET

Processor return-from interrupt restores

ss, esp, eflags, cs, eip

JINT 50 completes

P1 yield() returns

int sys-yield (int pid) !

return process-switch (pid);

```
process_switch()

· ATOMIC {

eng_tail (runqueue, cur_pcb)

save Pl registers

cur_pcb = deq (runqueue, PZ)

stackpointer = cur_pcb→sp

restore PZ registers
}
```

Context Switches

· Happens in kernel for multiple reasons

· PI message, PZ

· Al blocked on 1/0, run PZ - when 1/0 complete, who runs?

* CPV preempt by clock interrupt

· Clock interrupts are involuntary, yielding process does not specify who to yield to

L121 Deadlock

Deadlock

- · Set of N processes, each waiting for an event which can only be caused by another process in the set
- · Every process will wait forever
- · Four requirements for deadlock
 - Mutual Exclusion

 Resources are not thread-safe/
 re-entrant and must be
 allocated to one owner at a
 time, cannot be shared.
 - 2) Hold and wait Have some resources, wait for more
 - 3 No Preemption (an't force process to give up resource
 - @Circular Wait (yde in resource graph

· Four solutions

- · Prevention prevent one of 4 requirements
- Avoidance predeclare usage
- · Detection / Recovery about victim
- · Reboot when 'quiet' windows :

Deadlock Prevention

- . Ban mutual exclusion?
 - · Many resources need it
- · Ban hold and wait?
 - · Acquire all-or-none
 - · May result in starvation since it is harder to get more resources
 - · Low utilization
- · Ban non-preemption?
 - · Some resources cannot be deanly preempted, e.g. co burner
- · Ban circular wait?
 - · Impose total order on resource acquisition aka lock order
 - · May not be possible

Deadlock is not

- · Synchronization bug
 - . Remains after sync bugs are resolved
 - · A resource usage design problem
- · Starvation
 - · Both never get resources
 - * But deadlock ≈ progress, starvation ≈ bounded wait
- · Livelock
 - · Livelock is continuous change of state without making progress

Deadlock Avoidance

- · Processes prededure usage patterns or at least maximal resource usage
- · Processes proceed to completion
- · (P1, P2,..., Pn) is a safe sequence if every P: satisfiable by currently free resources F and resources currently held by P,, Pz, ..., Pi
- . System is in a safe state if at least one safe sequence exists
- · Request manager grants requests iff enough resources free now and enough resources would still be free afterwards. Otherwise tells the requesting process to wait.
- · Note that unsafe may not be necessarily fatal-process may exit early, not use max resources.

Banker's Algorithm

int cash; int limit[N], out[M] boolean done[N]; int future,

int progress (int cash) ! for (i=0; i<N; (++) (an cover if (!done[i]) existing if (cash >= limit(i)-out(i)) customers return i

return -1

boolean is-safe (void) }

future = cash done [O. N] = false

while ([p=progress (future)) >0) {] (over customers, future += out[p] done [p] = true

I update balance as we can recover all

return done [0.-N] == true] could recover money and cover from all customers

Deadlock Detection

- · DB-style, scan graph periodically
- · Think of scan policies
- When deadlock found, either
 - (Abort → but rerunning processes expensive, long tasks starve
 - (2) Preempt > but who? beware starvation.

Tell process to give up some resources and try again later via EDEADLOCK.

L3a/Questions 1 don't get ___ · I read X and Y, understand Z, how to apply W? · Spec says I, unclear if _ or_ because _ © Can I assume ___? If I assume __ and I'm wrong, what happens? If I don't assume ___, penalty? 3 Right way to ___? · Find 2 or 3 ways to ---4 Decide between X or Y? metric 1 metric 2 bad good Conclusion This, because. L6a/ Debugging Measurement Techniques = printf() · single-stepping

- · breakpoint, watchpoint
- · esp, exp should always mate sense
- · (s, ds, ss not that many legal values
- eflags, cro-try harder

L7a/define

- . Magic constants → easier change requirement
- · (areful use of (), consider multiplicity
- · do } foo(); } while (0)

L8a/Errors

- · Three kinds of error
 - · Hmm -> try to resolve
 - · That's not right -> try to report
 - · Uh-oh -> try to help dev find problem faster
- · Corresponding examples
 - * Out of bounds > grow array
 - · Out of heap report, pass buck
 - · Impossible condition > crash
- · If we're here, what happened?
- · Now that we're here, what next?

L9a/include

- · C has compilation units (ANSI file)
- · Idempotent .h files for module-like C .ifndef, define, endif
- · . h files should contain no code, instead:
 - · types
 - · public methods
 - constants
 - · sometimes macros

L11a/Lost

- · TOCTTOU time of check to time of use
- · But special case, if revoked condition will get unrevoked soon then easy to fix by using while() instead of if()