

Computer Architecture Homework of Lmxyy^{*}

李沐阳 516021910346

Shanghai Jiao Tong University

2017 年 11 月 4 日

^{*}<https://github.com/lmxyy/Computer-Architecture-Task-1>

目录

1	Task 1	3
1.1	Subtask 1	3
1.2	Subtask 2	4
1.3	Subtask 3	4
2	Task 2	5
2.1	Subtask 1	5
2.2	Subtask 2	6
2.3	Subtask 3	8
2.4	Subtask 4	8

1 Task 1

1.1 Subtask 1

```
1  module adder1(x,y,sum,cin,cout);
2      input x,y,cin;
3      output sum,cout;
4
5      assign sum = x^y^cin;
6      assign cout = (x&y)^(cin&(x^y));
7  endmodule // adder1
8
9  module adder(x,y,sum);
10     parameter maxn = 16;
11
12     input [maxn-1:0] x,y;
13     output [maxn-1:0] sum;
14
15     wire [maxn-1:0] c;
16
17     adder1 obj0(.x(x[0]),.y(y[0]),.sum(sum[0]),.cin(z),.cout(c[0]));
18     adder1 obj1(.x(x[1]),.y(y[1]),.sum(sum[1]),.cin(c[0]),.cout(c[1]));
19     adder1 obj2(.x(x[2]),.y(y[2]),.sum(sum[2]),.cin(c[1]),.cout(c[2]));
20     adder1 obj3(.x(x[3]),.y(y[3]),.sum(sum[3]),.cin(c[2]),.cout(c[3]));
21     adder1 obj4(.x(x[4]),.y(y[4]),.sum(sum[4]),.cin(c[3]),.cout(c[4]));
22     adder1 obj5(.x(x[5]),.y(y[5]),.sum(sum[5]),.cin(c[4]),.cout(c[5]));
23     adder1 obj6(.x(x[6]),.y(y[6]),.sum(sum[6]),.cin(c[5]),.cout(c[6]));
24     adder1 obj7(.x(x[7]),.y(y[7]),.sum(sum[7]),.cin(c[6]),.cout(c[7]));
25     adder1 obj8(.x(x[8]),.y(y[8]),.sum(sum[8]),.cin(c[7]),.cout(c[8]));
26     adder1 obj9(.x(x[9]),.y(y[9]),.sum(sum[9]),.cin(c[8]),.cout(c[9]));
27     adder1 obj10(.x(x[10]),.y(y[10]),.sum(sum[10]),.cin(c[9]),.cout(c[10]));
28     adder1 obj11(.x(x[11]),.y(y[11]),.sum(sum[11]),.cin(c[10]),.cout(c[11]));
29     adder1 obj12(.x(x[12]),.y(y[12]),.sum(sum[12]),.cin(c[11]),.cout(c[12]));
30     adder1 obj13(.x(x[13]),.y(y[13]),.sum(sum[13]),.cin(c[12]),.cout(c[13]));
31     adder1 obj14(.x(x[14]),.y(y[14]),.sum(sum[14]),.cin(c[13]),.cout(c[14]));
32     adder1 obj15(.x(x[15]),.y(y[15]),.sum(sum[15]),.cin(c[14]),.cout(z));
33
34  endmodule // adder
```

1.2 Subtask 2

```
1 module adder4(x,y,sum,cin,cout);
2     parameter maxn = 4;
3
4     input [maxn-1:0] x,y;
5     input          cin;
6     output [maxn-1:0] sum;
7     output          cout;
8
9     assign sum[0] = x[0]^y[0]^cin;
10    assign sum[1] = x[1]^y[1]^((x[0]&y[0])^((x[0]^y[0])&cin));
11    assign sum[2] =
    ↪ x[2]^y[2]^((x[1]&y[1])^((x[1]^y[1])&(x[0]&y[0]))^((x[1]^y[1])&(x[0]^y[0])&cin));
12    assign sum[3] = x[3]^y[3]^((x[2]&y[2])^((x[2]^y[2])&(x[1]&y[1]))
13                    ^((x[2]^y[2])&(x[1]^y[1])&(x[0]&y[0]))
14                    ^((x[2]^y[2])&(x[1]^y[1])&(x[0]^y[0])&cin));
15    assign cout = (x[3]&y[3])^((x[3]^y[3])&(x[2]&y[2]))
16                ^((x[3]^y[3])&(x[2]^y[2])&(x[1]&y[1]))
17                ^((x[3]^y[3])&(x[2]^y[2])&(x[1]^y[1])&(x[0]&y[0]))
18                ^((x[3]^y[3])&(x[2]^y[2])&(x[1]^y[1])&(x[0]^y[0])&cin);
19 endmodule // adder4
20
21 module adder(x,y,sum);
22     parameter maxn = 16;
23
24     input [maxn-1:0] x,y;
25     output [maxn-1:0] sum;
26
27     wire          c0,c1,c2;
28
29     adder4 obj1(.x(x[3:0]),.y(y[3:0]),.sum(sum[3:0]),.cin(z),.cout(c0));
30     adder4 obj2(.x(x[7:4]),.y(y[7:4]),.sum(sum[7:4]),.cin(c0),.cout(c1));
31     adder4 obj3(.x(x[11:8]),.y(y[11:8]),.sum(sum[11:8]),.cin(c1),.cout(c2));
32     adder4 obj4(.x(x[15:12]),.y(y[15:12]),.sum(sum[15:12]),.cin(c2),.cout(z));
33 endmodule // adder
```

1.3 Subtask 3

答：由于超前 16 位进位加法器中，进位不存在数据依赖性，即进位不需要依赖前一位的结果，可以从输入信号中直接得出，从而可以进行并行计算。他优化了暴力加法器中，数据转运所需要的时间。

2 Task 2

2.1 Subtask 1

```
1  /* ACM Class System (I) 2017 Fall Homework 1
2  *
3  * PART II: Correct the following program
4  *
5  * GUIDE:
6  *   1. Create a RTL project in Vivado
7  *   2. Put this file into `Simulation Sources'
8  *   3. Run Behavioral Simulation
9  *   4. You can see the results in `Tcl console'
10 *
11 */
12
13 module testfault;
14     reg[15:0] a,b;
15     wire[15:0] answer;
16     fault f(a,b,answer);
17     initial begin
18         a = 10;
19         b = 20;
20
21         #1;
22         if(answer != 20) begin
23             $display("Expected 20, got %d", answer);
24             $fatal("Wrong Answer");
25         end
26
27         #1;
28
29         a = 40;
30         b = 30;
31
32         #1;
33
34         if(answer != 40) begin
35             $display("Expected 40, got %d", answer);
36             $fatal("Wrong Answer");
37         end
38
```

```

39         $display("Congratulations! You have passed this test.");
40         $finish;
41     end
42 endmodule
43
44 module fault(a,b,answer);
45     input wire[15:0] a,b;
46     output wire [15:0] answer;
47     assign answer = a>b?a:b;
48 endmodule

```

2.2 Subtask 2

```

1  /* ACM Class System (I) 2017 Fall Homework 1
2  *
3  * PART II: Correct the following program
4  *
5  * GUIDE:
6  * 1. Create a RTL project in Vivado
7  * 2. Put this file into `Simulation Sources`
8  * 3. Run Behavioral Simulation
9  * 4. You can see the results in `Tcl console`
10 *
11 */
12
13 module testfault;
14     reg[15:0] a,b;
15     wire[15:0] answer;
16     fault f(a,b,answer);
17     initial begin
18         a = 10;
19         b = 20;
20
21         #1;
22         if(answer != 20) begin
23             $display("Expected 20, got %d", answer);
24             $fatal("Wrong Answer");
25         end
26
27         #1;
28
29         a = 40;

```

```

30         b = 30;
31
32         #1;
33
34         if(answer != 40) begin
35             $display("Expected 40, got %d", answer);
36             $fatal("Wrong Answer");
37         end
38
39         $display("Congratulations! You have passed this test.");
40         $finish;
41     end
42 endmodule
43
44 module fault(a,b,answer);
45     input wire[15:0] a,b;
46     output reg[15:0] answer;
47
48     always@(a,b)
49     begin
50         if(a>b) answer=a;
51         else answer=b;
52     end
53 endmodule

```

2.3 Subtask 3

答：从软件思路讲，这时：

- wire 对应于连续赋值，如 assign;
- reg 对应于过程赋值，如 always, initial。

从电路角度考虑，这时：

- wire 型的变量综合出来一般是一根导线；
- reg 变量在 always 块中有两种情况：
 1. always 后的敏感表中是 (a or b or c) 形式的，也就是不带时钟边沿的，综合出来还是组合逻辑；
 2. always 后的敏感表中是 (posedge clk) 形式的，也就是带边沿的，综合出来一般是时序逻辑，会包含触发器 (Flip - Flop)。

2.4 Subtask 4

答：搭配 assign 时，或要变量连续赋值时，reg 不能够当成 wire；否则可以将 reg 当成 wire 用。