# Computer Architecture Homework of Lmxyy\*

李沐阳 516021910346

Shanghai Jiao Tong University

2017 年 11 月 4 日

 $<sup>{\</sup>rm *https://github.com/lmxyy/Computer-Architecture-Task-1}$ 

# 目录

1	Task 1			
	1.1	ubtask 1	3	
	1.2	lubtask 2	4	
	1.3	ubtask 3	4	
2	Tasl	ask 2 5		
	2.1	dubtask 1	5	
	2.2	lubtask 2	6	
	2.3	ubtask 3	8	
	2.4	ubtask 4	8	

# 1 Task 1

#### 1.1 Subtask 1

```
module adder1(x,y,sum,cin,cout);
       input x,y,cin;
2
       output sum, cout;
       assign sum = x^y^cin;
5
       assign cout = (x&y)^(cin&(x^y));
6
    endmodule // adder1
   module adder(x,y,sum);
9
       parameter maxn = 16;
10
11
       input [maxn-1:0] x,y;
12
       output [maxn-1:0] sum;
13
14
       wire [maxn-1:0]
                            с;
15
16
       adder1 obj0(.x(x[0]),.y(y[0]),.sum(sum[0]),.cin(z),.cout(c[0]));
17
       adder1 obj1(.x(x[1]),.y(y[1]),.sum(sum[1]),.cin(c[0]),.cout(c[1]));
18
       adder1 obj2(.x(x[2]),.y(y[2]),.sum(sum[2]),.cin(c[1]),.cout(c[2]));
19
       adder1 obj3(.x(x[3]),.y(y[3]),.sum(sum[3]),.cin(c[2]),.cout(c[3]));
20
       adder1 obj4(.x(x[4]),.y(y[4]),.sum(sum[4]),.cin(c[3]),.cout(c[4]));
21
       adder1 obj5(.x(x[5]),.y(y[5]),.sum(sum[5]),.cin(c[4]),.cout(c[5]));
22
       adder1 obj6(.x(x[6]),.y(y[6]),.sum(sum[6]),.cin(c[5]),.cout(c[6]));
23
       adder1 obj7(.x(x[7]),.y(y[7]),.sum(sum[7]),.cin(c[6]),.cout(c[7]));
24
       adder1 obj8(.x(x[8]),.y(y[8]),.sum(sum[8]),.cin(c[7]),.cout(c[8]));
25
       adder1 obj9(.x(x[9]),.y(y[9]),.sum(sum[9]),.cin(c[8]),.cout(c[9]));
26
       adder1 obj10(.x(x[10]),.y(y[10]),.sum(sum[10]),.cin(c[9]),.cout(c[10]));
27
       adder1 obj11(.x(x[11]),.y(y[11]),.sum(sum[11]),.cin(c[10]),.cout(c[11]));
28
       adder1 obj12(.x(x[12]),.y(y[12]),.sum(sum[12]),.cin(c[11]),.cout(c[12]));
29
       adder1 obj13(.x(x[13]),.y(y[13]),.sum(sum[13]),.cin(c[12]),.cout(c[13]));
       adder1 obj14(.x(x[14]),.y(y[14]),.sum(sum[14]),.cin(c[13]),.cout(c[14]));
31
       adder1 obj15(.x(x[15]),.y(y[15]),.sum(sum[15]),.cin(c[14]),.cout(z));
32
33
    endmodule // adder
34
```

### 1.2 Subtask 2

```
module adder4(x,y,sum,cin,cout);
       parameter maxn = 4;
3
       input [maxn-1:0] x,y;
4
       input
5
       output [maxn-1:0] sum;
6
       output
                             cout;
       assign sum[0] = x[0]^y[0]^cin;
9
       assign sum[1] = x[1]^y[1]^((x[0]&y[0])^((x[0]^y[0])&cin));
10
       assign sum[2] =
11
    \rightarrow x[2]^{y}[2]^{((x[1] \& y[1])^{((x[1] ^ y[1]) \& (x[0] \& y[0]))^{((x[1] ^ y[1]) \& (x[0] ^ y[0]) \& cin))};
       assign sum[3] = x[3]^y[3]^((x[2]&y[2])^((x[2]^y[2])&(x[1]&y[1]))
12
                                    ((x[2]^y[2])&(x[1]^y[1])&(x[0]&y[0]))
13
                                    ((x[2]^y[2])&(x[1]^y[1])&(x[0]^y[0])&cin));
14
       assign cout = (x[3]&y[3])^{((x[3]^y[3])}&(x[2]&y[2]))
15
         ((x[3]^y[3])&(x[2]^y[2])&(x[1]&y[1]))
16
         ((x[3]^y[3])&(x[2]^y[2])&(x[1]^y[1])&(x[0]&y[0]))
17
           ((x[3]^y[3])&(x[2]^y[2])&(x[1]^y[1])&(x[0]^y[0])&cin);
18
    endmodule // adder4
19
20
    module adder(x,y,sum);
21
       parameter maxn = 16;
22
23
       input [maxn-1:0] x,y;
24
       output [maxn-1:0] sum;
25
26
                          c0,c1,c2;
       wire
       adder4 obj1(.x(x[3:0]),.y(y[3:0]),.sum(sum[3:0]),.cin(z),.cout(c0));
29
       adder4 obj2(.x(x[7:4]),.y(y[7:4]),.sum(sum[7:4]),.cin(c0),.cout(c1));
30
       adder4 obj3(.x(x[11:8]),.y(y[11:8]),.sum(sum[11:8]),.cin(c1),.cout(c2));
31
       adder4 obj4(.x(x[15:12]),.y(y[15:12]),.sum(sum[15:12]),.cin(c2),.cout(z));
32
    endmodule // adder
33
```

#### 1.3 Subtask 3

答:由于超前16位进位加法器中,进位不存在数据依赖性,即进位不需要依赖前一位的结果,可以从输入信号中直接得出,从而可以进行并行计算。他优化了暴力加法器中,数据转运所需要的时间。

# 2 Task 2

38

# 2.1 Subtask 1

```
/* ACM Class System (I) 2017 Fall Homework 1
     * PART II: Correct the following program
     * GUIDE:
         1. Create a RTL project in Vivado
         2. Put this file into `Simulation Sources'
         3. Run Behavioral Simulation
         4. You can see the results in `Tcl console'
10
     */
12
   module testfault;
13
        reg[15:0] a,b;
14
        wire[15:0] answer;
15
        fault f(a,b,answer);
16
        initial begin
17
            a = 10;
18
            b = 20;
19
20
            #1;
21
            if(answer != 20) begin
^{22}
                 $display("Expected 20, got %d", answer);
23
                 $fatal("Wrong Answer");
^{24}
            end
^{25}
26
            #1;
27
28
            a = 40;
29
            b = 30;
30
31
32
            #1;
33
            if(answer != 40) begin
34
                 $display("Expected 40, got %d", answer);
35
                 $fatal("Wrong Answer");
36
            end
37
```

```
$display("Congratulations! You have passed this test.");
39
            $finish;
40
        end
41
   endmodule
42
43
   module fault(a,b,answer);
       input wire[15:0] a,b;
       output wire [15:0] answer;
46
       assign answer = a>b?a:b;
47
   endmodule
   2.2 Subtask 2
   /* ACM Class System (I) 2017 Fall Homework 1
     * PART II: Correct the following program
     * GUIDE:
         1. Create a RTL project in Vivado
         2. Put this file into `Simulation Sources'
         3. Run Behavioral Simulation
         4. You can see the results in `Tcl console'
10
     */
11
12
   module testfault;
13
        reg[15:0] a,b;
14
        wire[15:0] answer;
15
        fault f(a,b,answer);
16
        initial begin
17
            a = 10;
            b = 20;
19
20
            #1;
21
            if(answer != 20) begin
22
                $display("Expected 20, got %d", answer);
23
                $fatal("Wrong Answer");
24
            end
25
26
            #1;
27
28
            a = 40;
29
```

```
b = 30;
30
31
            #1;
32
33
             if(answer != 40) begin
34
                 $display("Expected 40, got %d", answer);
                 $fatal("Wrong Answer");
36
             end
37
38
             $display("Congratulations! You have passed this test.");
39
             $finish;
40
        end
41
    endmodule
^{42}
43
    module fault(a,b,answer);
44
        input wire[15:0] a,b;
45
        output reg[15:0] answer;
46
       always@(a,b)
48
         begin
^{49}
             if(a>b) answer=a;
50
            else answer=b;
51
         end
52
    endmodule
53
```

# 2.3 Subtask 3

答: 从软件思路讲, 这时:

- wire 对应于连续赋值,如 assign;
- reg 对应于过程赋值,如 always, initial。

从电路角度考虑,这时:

- wire 型的变量综合出来一般是一根导线;
- reg 变量在 always 块中有两种情况:
  - 1. always 后的敏感表中是 (a or b or c) 形式的, 也就是不带时钟边沿的, 综合出来还是组合逻辑;
  - 2. always 后的敏感表中是(posedge clk)形式的,也就是带边沿的,综合出来一般是时序逻辑,会包含触发器(Flip Flop)。

## 2.4 Subtask 4

答: 搭配 assign 时,或要变量连续赋值时,reg 不能够当成 wire;否则可以将 reg 当成 wire 用。