

## Part 1:

```
1  --Seven-segment decoder
2
3  --This is the decoder VHDL code for running a seven-segment display
4  --Author: Ly Nguyen
5  --Date: January 11, 2022
6
7  --Declaring IEEE library to be able to call a standard logic vector later
8  library IEEE;
9  use IEEE.std_logic_1164.all;
10
11 --Initializing the entity portion
12 ENTITY sevenseseg_disp IS
13 PORT( input: IN integer range 0 to 15; --declares the input for the seven segment display as an integer
14       output: OUT std_logic_vector(6 DOWNT0 0) ); --declares the output for the seven segment display as 7 bits: one bit for each segment on the display
15 end; --declares that the entity portion is done
16
17 --Initializing the architecture portion
18 ARCHITECTURE encoding OF sevenseseg_disp IS
19     SIGNAL internal: std_logic_vector(7 DOWNT0 0); --declares SIGNAL architecture called "internal", 8 bits allow for the hex to read in two sections of 4 bits
20     begin
21         WITH input SELECT --declares what hex value is assigned to what value to display the hex value assignment to the seven segment display
22             internal <= x"40" WHEN 00,
23                     x"79" WHEN 01,
24                     x"24" WHEN 02,
25                     x"30" WHEN 03,
26                     x"19" WHEN 04,
27                     x"12" WHEN 05,
28                     x"02" WHEN 06,
29                     x"78" WHEN 07,
30                     x"00" WHEN 08,
31                     x"18" WHEN 09,
32                     x"09" WHEN OTHERS; --segments 0 and 3 are off to make an H or X (however you look at it) pattern.
33     output <= internal(6 DOWNT0 0);
34 end; --declares the end of the architecture portion
```

## Part 2:

```
1  --Seven-segment decoder
2
3  --This is the decoder VHDL code for running a seven-segment display
4  --Author: Ly Nguyen
5  --Date: January 16, 2022
6
7  --Declaring IEEE library to be able to call a standard logic vector later
8  library IEEE;
9  use IEEE.std_logic_1164.all;
10
11 --Initializing the entity portion
12 ENTITY sevenseseg_disp IS
13 PORT( input: IN std_logic_vector(3 DOWNT0 0); --declares the input for the seven segment display as 4 bits: 0 to 3 (maximum value of 9)
14       output: OUT bit_vector(6 DOWNT0 0) ); --declares the output for the seven segment display as 7 bits: one bit for each segment on the display
15 end; --declares that the entity portion is done
16
17 --Initializing the architecture portion
18 ARCHITECTURE encoding OF sevenseseg_disp IS
19     SIGNAL internal: bit_vector(7 DOWNT0 0); --declares SIGNAL architecture called "internal", 8 bits allow for the hex to read in two sections of 4 bits
20     begin
21         WITH input SELECT --declares what hex value is assigned to what value to display the hex value assignment to the seven segment display
22             internal <= b"01000000" WHEN x"0",
23                     b"01111001" WHEN x"1",
24                     b"00100100" WHEN x"2",
25                     b"00110000" WHEN x"3",
26                     b"00011001" WHEN x"4",
27                     b"00010010" WHEN x"5",
28                     b"00000010" WHEN x"6",
29                     b"01111000" WHEN x"7",
30                     b"00000000" WHEN x"8",
31                     b"00011000" WHEN x"9",
32                     b"00001001" WHEN OTHERS; --segments 0 and 3 are off to make an H or X (however you look at it) pattern.
33     output <= internal(6 DOWNT0 0);
34 end; --declares the end of the architecture portion
```