Lab 5

Ly Nguyen

March 1, 2022

An Introduction to Finite State Machines in VHDL using the Johnson Counter

#### Introduction

In this lab, we implemented a Johnson Counter, which is used to create Finite State Machines, in VHDL. This is another version of a counter that instead of counting up from 0 and incrementing by 1, it starts with the most significant bit and changes all the 0's in the vector to 1's, and then back to 0's after the whole vector is populated with 1's. With this, we learned to implement states and user created data types in VHDL.

# **Equipment and Method**

Programs:

Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Elite Edition

ModelSim SE-64 2021.2

Procedure:


With the FSM Template (Appendix A) given in the lab handout, it has inputs clock and reset of type standard logic, an input to be filled in, and an output to be filled in. The input should be removed in this case since we just want our Johnson Counter to be cycling continuously, but the outputs are going to be the bits in which we are displaying, so q2, q1, and q0 all of type standard logic vector with 4 bits since the displays take an input of 4-bit vectors.

Following in the architecture portion of the code, we can see that there are user defined states, these should be populated with 6 states since we will be displaying a 3-bit Johnson Counter. The states can take on any name, so I used s0, s1, ..., s5. After that there are some signals defined for present state and next state of type state (previously defined).


The FSM is then constructed after the begin command with he lower section of the FSM consisting of the clock and the reset. It reads that whenever reset is 1, so when the reset button is pressed, then the present state becomes the first state in the cycle, otherwise the present state cycles to the next state in the cycle on the rising clock edge. Next, in the upper section of the FSM, the process to assign the state cycle begins, where the first state outputs the first value, in this case it would be "000" where q2, q1, and q0 would all be equal to 0, and assigns the next state as the second state in the cycle. This is repeated for every state, so 6 times for the 3-bit Johnson Counter.

# Block diagram:

Johnson counter takes an input of clock, which is using an internal clock through a clock divider, and a reset, which is a button in put on the board. The outputs are three 3-bit vector which feed into three seven segment displays, each corresponding to one bit in the Johnson Counter.



### **Results**



```
1
      library IEEE;
2
      USE IEEE.std logic 1164.ALL;
3
      USE IEEE.numeric_std.ALL;
4
      USE work.mypack.all;
5
6
   □ ENTITY Lab 6 IS
7
              PORT (reset, clk: IN std_logic;
8
                              q2, q1, q0: OUT std_logic_vector(3 DOWNTO 0));
9
     END ENTITY;
10
11
    ARCHITECTURE JohnCount OF Lab_6 IS
12
              TYPE state IS (s0, s1, s2, s3, s4, s5);
13
              SIGNAL pr_state, next_state: state;
14

□ BEGIN

15
              ----- LOWER, SEQUENTIAL, SECTION -----
    PROCESS (clk, reset)
16
17
        BEGIN
18
         IF (reset='0') THEN
19
           pr_state <= s0;
20
          ELSIF (clk'EVENT AND clk='1') THEN
21
           pr_state <= next_state;
22
          END IF;
23
        END PROCESS;
24
        ----- UPPER, COMBINATIONAL, BLOCK -----
25
    PROCESS (pr_state)
26
        BEGIN
27
                      CASE pr_state IS
28
                              WHEN s0 =>
                                      q2 <= "0000";
29
                                      ql <= "00000";
30
31
                                      q0 <= "00000";
32
                                      next_state <= s1;
33
                              WHEN s1 =>
                                      q2 <= "0001";
34
35
                                      ql <= "00000";
36
                                      q0 <= "00000";
37
                                      next_state <= s2;
38
                              WHEN s2 =>
                                      q2 <= "0001";
39
                                      q1 <= "0001";
40
                                      q0 <= "00000";
41
42
                                      next state <= s3;
                              WHEN s3 =>
43
```

```
WILLIA DO -/
                                        q2 <= "0001";
44
                                        q1 <= "0001";
45
                                        q0 <= "0001";
46
47
                                        next state <= s4;
48
                                WHEN s4 =>
                                        q2 <= "0000";
49
                                        ql <= "0001";
50
51
                                         q0 <= "0001";
52
                                        next state <= s5;
                                WHEN s5 =>
53
                                        q2 <= "0000";
54
                                        q1 <= "00000";
55
                                        q0 <= "0001";
56
                                        next_state <= s0;
57
                        END CASE;
58
59
               END PROCESS;
60
61
       END JohnCount;
```

Video of Johnson counter in the zip file.

#### References

Lecture slides and lab handout

### **Discussion and Conclusion**

The only real debugging was trying to figure out how the counter should be displayed since it was a bit arbitrary. With the three vectors, I originally approached it with q2, q1, and q0 all having the same value, and just moving through the counter with actual bit values, so  $000 \rightarrow 0$ ,  $100 \rightarrow 4$ ,  $110 \rightarrow 6$ ,  $111 \rightarrow 7$ , etc. This caused some confusion but after discussing with the TA Cameron, we worked it out to just be q2, q1, and q0 alternating their displays from 0 and 1.

### References

Lecture slides and lab manual

## **Appendices**

Appendix A: FSM Template

```
0
    LIBRARY igee;
1
    USE ieee.std logic 1164.all;
 2
 3
    ENTITY <entity name> IS
 4
       PORT (clk, rst: IN STD_LOGIC;
 5
             input: IN <data type>;
 6
             output: OUT <data type>);
 7
    END <entity name>;
8
9
    ARCHITECTURE <architecture name> OF <entity name> IS
10
       TYPE state IS (A, B, C, ...);
11
       SIGNAL pr state, nx state: state;
12
     ATTRIBUTE ENUM ENCODING. STRING, -- option
13
     ATTRIBUTE ENIM ENCODING OF state: TYPE IS "as
14
    BEGIN
15
       -----Lower section of FSM:-----
16
       PROCESS (clk, rst)
17
       BEGIN
18
          IF (rst='1') THEN
19
             pr_state <= A;
20
          ELSIF (clk'EVENT AND clk='1') THEN
21
             pr_state <= nx_state;
22
          END IF;
23
       END PROCESS;
24
       -----Upper section of FSM:-----
25
```

