
Folding and Pipelining complex combinational circuits


Arvind
Computer Science & Artificial Intelligence Lab
Massachusetts Institute of Technology

Combinational IFFT:

Suppose we want to reduce the area of the circuit



Reusing a combinational block




we expect:

Throughput to decrease – less parallelism Area to decrease – reusing a block


The clock needs to run faster for the same throughput ⇒ hyper-linear increase in energy

Circular or folded pipeline: Reusing the Pipeline Stage




Combinational IFFT

3 different datasets in the pipeline



- Folded or multi cycle version can save ar
- Folded or multi-cycle version can save area and reduce the combinational delay but throughput per clock cycle gets worse
- Pipelining: a method to increase the circuit throughput to evaluate multiple IFFTs

Pipelining a block



February 22, 2012

http://csg.csail.mit.edu/6.S078

L05-6