


Title			Altium Limited 3 Minna Close Belrose NSW 2085 Australia		
Size: A4	Number:	Revision:			
Date: 30/10/2020	Time: 21:26:04	Sheet of			
File: ADC.SchDoc					






1

2

3

4

▲ Use MMZ2012Y152BT000.



▲ Channel 1 phase relations:

CLK0 ... 0°  
CLK1 ... 180°  
CLK2 ... 90°  
CLK3 ... 270°

Channel 2 shall be relative to Channel 1 phase shifted by 45°:



CLK4 ... 45°  
CLK5 ... 225°  
CLK6 ... 115°  
CLK7 ... 315°.

This allows using all 8 ADC channels for one single input signal to achieve 8x the sample rate of a single channel (up to 800 MSPS for single channel or 2x 400 MSPS for dual channel operation).

Data alignment to provide data A0..A7 and B0..B7 on rising edge of CLK0, as well as data C0..C7 and D0..D7 on rising edge of CLK2. Etc.



CLK[3..0]

VIN- VIN N  
VIN+ VIN P




A[7..0] A[7..0]  
B[7..0] B[7..0]  
C[7..0] C[7..0]  
D[7..0] D[7..0]

~ 200mW at 3V ~ 60mA per ADC (4 in total)



▲ Data Format Select: Offset binary output available if set low. Twos complement output available if set high.

S1 S2  
1 0 Normal Operation (Data Align Disabled).  
1 1 Data Align Enabled (data from both channels available on rising edge of Clock A. Channel B data is delayed a 1/2 clock cycle).



Title		
Size	Number	Revision
A4		
Date:	30/10/2020	Sheet of
File:	ADC-Channel.SchDoc	Drawn By:


1


2


3

4






Title			Altium Limited 3 Minna Close		
Size: A4	Number:	Revision:	Belrose NSW 2085		
Date: 30/10/2020	Time: 21:26:05	Sheet of	Australia		
File: AFE.SchDoc					





▲ Internal attenuator is fixed with 100:1.  
 1:1 probe gives voltage range of  $\pm 50V$ ,  
 10:1 probe gives voltage range of  $\pm 500V$ .  
 In both cases the voltage on BNC input needs to be within  $\pm 50V$  to be within ADC range of  $\pm 512mV$ .


Molex 73100-0105  
 J1




▲ 100:1 resistor ratio (990 / 10) requires with top capacitor from 0.1pF to 0.3pF for bottom capacitor from 9.9pF to 29.7pF. Also consider that BAV199 has 2pF and AD8055 input capacitance of 2pF.



▲ AD8055 saturates around  $\pm 3.5V$ . The following FDA stage (LMH6553) has a gain of 1 and the final PGA (LMH6518) is limited to  $\pm 1V$  inputs. Therefore, AD8055 input also needs to be within  $\pm 1V$ . This can be extended by using more attenuation at the very input stage or using the FDA stage for attenuation. PGA gain range is  $-1.16 dB$  to  $38.8 dB$ .


Title			<div>Altium Limited 3 Minna Close Belrose NSW 2085 Australia</div> <div></div>
Size: A4	Number:	Revision:	
Date: 30/10/2020	Time: 21:26:06	Sheet of	
File: AFE-Attenuator.SchDoc			




I2C address: 1100 A2 A1 A0, with A2..A0 programmable to EEPROM. Default is 000.

Internal reference shall be used (default), choose gain of 2 to provide UFS = 4.096V (default gain is 1).

Fully Differential Amplifier voltage input generation



Title			<i>Altium Limited 3 Minna Close Belrose NSW 2085 Australia</i>	
Size: A4	Number:	Revision:		
Date: 30/10/2020	Time: 21:26:06	Sheet of		
File: AFE-Control.SchDoc				





1

2

3

4



▲ Attention: for layout reasons, the inputs of LMH6553 were swapped (buffer moved to negative input) and likewise the outputs are fed to LMH6518 invertedly to allow direct feeding of the traces.

\*

Vclamp

Vbuf

Voffset

+/-3.5V

Vcm

LMH6553 max 37mA




LMH6553MR/NOPB



LMH6553MR/NOPB

▲ Remove ground and power plane metal from beneath LMH6553 and RF and RG. Exposed die attached pad (DAP) to GND with vias.



5V max 230mA

▲ LMH6518 input limited to +/-1V. Possibly clamp to 3V. With DC component higher clamping voltages required though.



3v3 max 400uA

5VA


3V3D

▲ Internal 50R on each output

VGA CS  
VGA SCLK  
VGA SDIO

VGA IN  
VGA IP

\*




LMH6518SQR/NOPB

Vref\_ade

▲ Thermal pad to GND with vias.

C35 100nF

GND

Title **Vienna-Scope**

Size: A4

Number:

Revision:

Date: 30/10/2020

Time: 21:26:06

Sheet of

File: AFE-Diff-Gain.SchDoc

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia





1


2


3

4





Title			<i>Altium Limited 3 Minna Close Belrose NSW 2085 Australia</i>	
Size: A4	Number:	Revision:		
Date: 30/10/2020	Time: 21:26:07	Sheet of		
File: AWG.SchDoc				




▲ CMODE: Clock Mode Selection. Connect to CLKCOM for single-ended clock receiver (drive CLK+ and float CLK-). Connect to CLKVDD for differential receiver. Float for PECL receiver (terminations on-chip).

MODE: Selects Input Data Format. Connect to DCOM for straight binary, DVDD for two's complement.


FS ADJ.: Full-Scale Current Output Adjust: IREF = VREFIO/RSET (internal 1.2V reference). The full-scale current, IOUTFS, is 32 times IREF.

SLEEP: Power-Down Control Input. Active high. Contains active pull-down circuit; it can be left unterminated if not used.



Power dissipation: 135 mW @ 3.3 V  
Power-down mode: 15 mW @ 3.3 V


Title			Altium Limited 3 Minna Close		
Size: A4	Number:	Revision:	Belrose NSW 2085		
Date: 30/10/2020	Time: 21:26:07	Sheet of	Australia		
File: AWG-DAC.SchDoc					










I2C address: 0100 AD2 AD1 AD0, with AD2..AD0 = 000.






Title			<i>Altium Limited 3 Minna Close Belrose NSW 2085 Australia</i>	
Size: A4	Number:	Revision:		
Date: 30/10/2020	Time: 21:26:07	Sheet of		
File: Control.SchDoc				










Title		
Size	Number	Revision
A4		
Date:	30/10/2020	Sheet of
File:	FPGA-Power.SchDoc	Drawn By:



HRAM\_CS, HRAM0\_D4 and reset (shared for HRAM0 and HRAM1) are connected to 3V3 bank 0 -> shift to 1V8.



Title		
Size	Number	Revision
A4		
Date:	30/10/2020	Sheet of
File:	Memory.SchDoc	Drawn By:




Title			Altium Limited	
Size: A4			3 Minna Close	
Number:			Belrose	
Revision:			NSW 2085	
Date: 30/10/2020			Australia	
Time: 21:26:08				
Sheet of				
File: Power.SchDoc				





Even though 3.3V from RPi would be available, it is ignored and not used. Instead, VS generates onboard 3.3V and 1.8V from USB-5V to allow using a different control board.


I2C 7-bit addresses:  
PCA9555: 0100 000  
Si5365A: 1110 000  
MCP4728A0: 1100 000  
MachOX2: 1000000 (7-bit mode) or 1111000000 (10-bit mode).  
LSB (R/W\ ) determines read = 1 or write = 0




SDA1 I2C = GPIO2  
SCL1 I2C = GPIO3

SPI\_MOSI = MOMI = GPIO10  
SPI\_MISO = GPIO9  
SPI\_SCLK = GPIO11

Do not use ID\_SD and ID\_SC



SPI\_CE0\_N = GPIO8  
SPI\_CE1\_N = GPIO7



Top view with components placed this side.


Stackup shall be VS (female) on bottom and RPi Zero W on top of it (male).


Thus, RPi connector should be placed towards right side edge of VS.


RPi Zero W dimensions: 66.0mm x 30.5mm x 5.0mm.


SPI uses RPi as master and has three functions:  
-VGA configuration using three wires: SCLK\_S, CS, SDIO, that is MOSI,  
-FPGA configuration using four wires: SCLK\_M, CS, MOSI, MISO0,  
-Parallel high speed bus from FPGA to RPi using extended SPI: SCLK\_M, CS, 4-6x MISO or one MOSI/SDIO.

SCLK\_M is the default clock source and is not connected to VGA clock SCLK\_S to avoid undesired coupling.

Title			Altium Limited 3 Minna Close		 CIRCUITMAKER
Size: A4	Number:	Revision:	Belrose NSW 2085		
Date: 30/10/2020	Time: 21:26:09	Sheet of	Australia		
File: RPi.SchDoc					



Title <i>Vienna-Scope</i>			<i>3 Minna Close Belrose NSW 2085 Australia</i>	
Size: A4	Number:	Revision:		
Date: 30/10/2020	Time: 21:26:09	Sheet of		
File: Top.SchDoc				



# Vienna-Scope 1.0



CH 1

1 / 100

OFFSET

CLAMP

CM

D C B A

OFFSET

CLAMP

CM

CH 2

1 / 100

AWG

SDA  
SCL

3V3 5V

