

Ultra96: Boot from microSD using FSBL

Overview

Thus far, we have relied on the tools to configure the ZU+ MPSoC PS properly. Although it wasn't explicitly pointed out previously, performing a *Run As* or *Debug As* operation in SDK first sources the psu_init.tcl file that was created during the export to SDK. In a true, embedded application, you will not have a JTAG cable connection that can transfer these settings. Your code must be able to do this before transferring control to an application. The code that sets up the ZU+ MPSoC PS is called the First Stage Boot Loader (FSBL).

Objectives

When this tutorial is complete, you will be able to:

- Create the FSBL
- Prepare the boot image
- Write and boot from microSD

Experiment Setup

Software

The software used to test this reference design is:

- Windows-7 64-bit
- Xilinx SDK 2018.2
- USB-JTAG and USB-UART drivers

Hardware

The hardware setup used to test this reference design includes:

- Win-7 PC with the following recommended memory¹
 - 4 GB Typical and 5 GB Peak RAM available for the Xilinx tools to complete a XCZU3EG design
- Ultra96
- 96Boards Power Supply
- microSD Card Adapter
- USB-UART
 - Avnet USB-to-JTAG/UART Pod (available September 2018)
 - o Any other USB-UART dongle

¹ Refer to https://www.xilinx.com/products/design-tools/vivado/memory.html



Experiment 1: Create the FSBL

The first step is to create the FSBL application. This is a C program that embeds all the ZU+ MPSoC internal register settings that were established during the Vivado Block Design.

Similar to the flow for creating the Hello_World application, we will use SDK to generate a First Stage Bootloader application.

- 1. Launch SDK and open the workspace from the Hello World project.
- 2. File → New → New Application Project
- Name it something like U96_FSBL and choose Create New BSP. The reason for creating a
 new BSP is that the FSBL BSP requires a library for the Flash, and the tools will
 automatically include this for us if we allow it to create the BSP. Click Next




Figure 1 - FSBL Application

Page 2

Copyright © 2018 Avnet, Inc. AVNET, "Reach Further," is a registered trademark of Avnet, Inc. All other brands are the property of their respective owners.





- 4. Select Zynq MP FSBL
- 5. Click Finish




Figure 2 – ZU+ MPSoC FSBL Template for Application



6. Similar to the standalone_bsp_0 we created in lab 2, we must modify the BSP's UART settings to properly output our results through the serial port. In the U96_FSBL_bsp system.mss file **click** on "Modify this BSP's Settings".




Figure 3 -- Modify BSP





7. In the *Board Support Package Settings*, select standalone. Change the stdin and stdout Value to ps7_uart. This is done to align with the Ultra96's UART Serial connection. Select OK.




Figure 4 – Modify stdin/stdout

Based on the modified settings in SDK, the BSP will automatically be built once it is added to the project. This may take a minute to compile the new BSP. The progress may be seen in the *Console* tab.



Experiment 2: Prepare the Boot Image

The next step is to create a non-volatile boot image. Ultra96 has one non-volatile, primary bootable source, microSD.

1. In SDK, select Periph Test.




Figure 5 – Select Application to Boot

2. Select Xilinx → Create Boot Image.




Figure 6 - Create ZU+ MPSoC Boot Image





This will preload the FSBL ELF, bitstream, and Application ELF images. The order of the files is important. The FSBL is first, followed by the bitstream, followed by the Application. One function of the FSBL is to program the PL. After the PL is configured, the application is loaded.

File path	Encrypted	Authen
$(bootloader) \ C: \ Avnet \ MiniZed \ Applications \ MiniZed \ Basic \ System \ ZED \ FSBL \ Debug \ ZED \ FSBL. elfortions \ MiniZed \ Basic \ System \ Applications \ MiniZed \ Basic \ System \ MiniZed \ Min$	none	none
$C: \Avnet\MiniZed\Applications\MiniZed_Basic_System\hw_platform_0\System_wrapper.bit$	none	none
C:\Avnet\MiniZed\Applications\MiniZed_Basic_System\Periph_Test\Debug\Periph_Test.elf	none	none

Figure 7 - Boot Image Partitions

Notice that by default, the output path points to BOOT.bin (highlighted), which is the bootimage required for SD boot, which is what we want. In other systems with QSPI, you may change the Output format to MCS.




Figure 8 - Create Image

3. Click **Create Image**.





4. Using Windows Explorer, navigate to the application directory, then into Periph_Test, then into the newly created **bootimage** directory. Notice that two files have been created: Periph_Test.bif and BOOT.bin. The BOOT.bin is all that is required to boot this bare metal application from microSD.




Figure 9 - Bootimage Directory

5. Copy BOOT.bin to a FAT-formatted microSD card.



Experiment 3: Write and boot from microSD

First, we will program the microSD with the BIN file using our Host system.

- 1. Insert the microSD card into the Ultra96 microSD Card Cage (J4).
- 2. Set the Ultra96 boot mode switch SW2 to SD mode () as shown below.




Figure 10 - Ultra96 Switch Location




Figure 11 - microSD Boot Mode



- 3. Close or disconnect the terminal that may have previously been open on your PC.
- 4. Connect a USB-UART dongle to the 3-pin J6 and a USB-JTAG dongle to the 7-pin J2 on the Ultra96.
- 5. Plug in the 96Boards Power Supply to the barrel jack J5 on Ultra96.
- Press and release the SW3 Power On button. The Green Power On LED (DS9) and the 4 Green User LEDs (between the two Type A USB ports) should illuminate. After a brief moment, the Green DS6 DONE LED should light.
- 7. Launch a terminal program (TeraTerm) with the 115200/8/n/1/n settings.
- 8. Push the RESET POR B button (SW1). You should see the results in the terminal.





Figure 12 – Results from microSD boot of Periph_Test

9. Close the terminal. Power off the board.

Page 11

Copyright © 2018 Avnet, Inc. AVNET, "Reach Further," is a registered trademark of Avnet, Inc. All other brands are the property of their respective owners.



Revision History

Date	Version	Revision
19 Jul 2018	2018_2.01	Initial Avnet release for Vivado 2018.2