

BOOTLOADER BOOT PROCEDURE

FOR LINUX OS IN I.MX6Q

CONTENTS

- Background Knowledge
 - Bootloader Introduction
 - U-boot Directory Structure of the Source Code
- Bootloader Boot Procedure(e.g. U-boot)
 - i.MX6Q Introduction
 - Linux OS Boot Process
 - First Stage of Boot Sequence(Assembly Language)
 - Second Stage of Boot Sequence(Assembly + C Language)

CONTENTS

- Background Knowledge
 - Bootloader Introduction
 - U-boot Directory Structure of the Source Code
- Bootloader Boot Procedure(e.g. U-boot)
 - i.MX6Q Introduction
 - Linux OS Boot Process
 - First Stage of Boot Sequence(Assembly Language)
 - Second Stage of Boot Sequence(Assembly + C Language)

Bootloader Introduction

- Definition
 - A boot loader is a **computer program** that **loads an operating system** or some other system software for the computer after **completion of the power-on self-tests**; it is the loader for the operating system itself.
 - **U-boot(Universal Bootloader)** is a widely used embedded system Bootloader
- Typically four partitions of embedded storage devices
 - 1st partition: Bootloader
 - 2nd partition: Boot Parameters(Passed from Bootloader to Kernel)
 - 3rd partition: Kernel
 - 4th partition: Root Filesystem




U-boot Directory Structure of the Source Code

- Directory structure in ...\\tmp\\work

\\imx6qsabresd-poky-linux-gnueabi\\u-boot-imx\\2015.04-r0\\git

- \\arch: different cpu architectures
- \\board: relevant configuration files on board
- \\common: executable C files
- \\doc: u-boot detailed documents
- \\drives: various devices' drives supported by u-boot
- \\fs: several file systems that u-boot supported
- \\include: head files & hardware platform support files
- \\net: network-related protocol code
- \\tools: U-boot generation tool



CONTENTS

- Background Knowledge
 - Bootloader Introduction
 - U-boot Directory Structure of the Source Code
- Bootloader Boot Procedure(e.g. U-boot)
 - i.MX6Q Introduction
 - Linux OS Boot Process
 - First Stage of Boot Sequence(Assembly Language)
 - Second Stage of Boot Sequence(Assembly + C Language)

i.MX6Q Introduction

- High Level Block Diagram

- 4x ARM Cortex A9 MPCore™
- L1 Cache: 32KB Instruction, 32KB Data
- L2 Cache: Unified instruction and data (1MB)
- **On-chip Memory**
 - Boot ROM, including HAB (96 KB)
 - Internal fast access RAM (256 KB)
 - Secure/non-secure RAM (16 KB)
- Smart DMA
- Multimedia supported(VPU etc.)

.....




Figure 1-2. Simplified Block Diagram

i.MX6Q Introduction

- Internal ROM and RAM memory map
 - The entire OCRAM region can be used freely post boot
 - The boot ROM includes a feature of enabling the **Memory Management Unit (MMU)** and caches to improve boot speed.
 - For devices that perform a **secure boot**, the HAB library may be called by boot stages that execute after ROM code.




Figure 8-3. Internal ROM and RAM memory map for i.MX 6Dual/6Quad

i.MX6Q Introduction

- On normal boot, the core's behavior is defined by the **Boot Mode pins settings**
- Three boot mode is selected based on the binary value stored in the internal **BOOT_MODE** register.
 - Boot From Fuses
 - Serial Downloader
 - Internal Boot

Table 8-1. Boot MODE Pin Settings

BOOT_MODE[1:0]	Boot Type
00	Boot From Fuses
01	Serial Downloader
10	Internal Boot
11	Reserved

i.MX6Q Introduction

- The Chip supports the following boot Flash devices
 - NOR Flash
 - OneNAND Flash
 - Raw NAND
 - SD/MMC/eSD/SDXC/eMMC4.4
 - EEPROM
 - Serial ATA (SATA)
- The selection of external boot device type is controlled by **BOOT_CFG1[7:4]** eFUSEs.

Table 8-7. Boot Device Selection

BOOT_CFG1[7:4]	Boot Device
0000	NOR/OneNAND (EIM)
0001	Reserved
0010	SSD/Hard Disk (SATA)
0011	Serial ROM (SPI)
010x	SD/eSD/SDXC
011x	MMC/eMMC
1xxx	Raw NAND

i.MX6Q Introduction

- A user's program image(u-boot) consists of:
 - Image vector table
 - A list of **pointers** that the ROM examines to determine where other components of the program image are located
 - Boot data
 - A **table** indicating the program image location, program image size in bytes, and the plugin flag
 - Device configuration data
 - IC **configuration** data
 - User code and data
 - u-boot **code and data** segments





Figure 8-21. Image Vector Table

Linux OS Boot Process



First Stage of Boot Sequence(Assembly Language)

- Setup exception vectors
 - /arch/arm/lib/vectors.S
- Set cpu to SVC32 mode & disable FIQ and IRQ
 - /arch/arm/cpu/armv7/start.S
- Setup CP15 registers (cache, MMU, TLBs)
 - /arch/arm/cpu/armv7/start.S
- Setup important registers and memory timing
 - /arch/arm/cpu/armv7/lowlevel_init.S

First Stage of Boot Sequence(Assembly Language)

- Setup exception vectors
 - /arch/arm/lib/vectors.S
- Set cpu to SVC32 mode & disable FIQ and IRQ
 - /arch/arm/cpu/armv7/start.S
- Setup CP15 registers (cache, MMU, TLBs)
 - /arch/arm/cpu/armv7/start.S
- Setup important registers and memory timing
 - /arch/arm/cpu/armv7/lowlevel_init.S

```
_start:
#ifdef CONFIG_SYS_DV_NOR_BOOT_CFG
    .word    CONFIG_SYS_DV_NOR_BOOT_CFG
#endif
54      b      reset
55      ldr     pc, _undefined_instruction
56      ldr     pc, _software_interrupt
57      ldr     pc, _prefetch_abort
58      ldr     pc, _data_abort
59      ldr     pc, _not_used
60      ldr     pc, _irq
61      ldr     pc, _fiq
```

First Stage of Boot Sequence(Assembly Language)

- Setup exception vectors
 - /arch/arm/lib/vectors.S
- Set cpu to SVC32 mode & disable FIQ and IRQ
 - /arch/arm/cpu/armv7/start.S
- Setup CP15 registers (cache, MMU, TLBs)
 - /arch/arm/cpu/armv7/start.S
- Setup important registers and memory timing
 - /arch/arm/cpu/armv7/lowlevel_init.S

```
save_boot_params_ret:
    /*
     * disable interrupts (FIQ and IRQ), also set the cpu to SVC32 mode,
     * except if in HYP mode already
     */
43  mrs     r0, cpsr
44  and     r1, r0, #0x1f          @ mask mode bits
45  teq     r1, #0x1a             @ test for HYP mode
46  bicne   r0, r0, #0x1f          @ clear all mode bits
47  orrne   r0, r0, #0x13          @ set SVC mode
48  orr     r0, r0, #0xc0          @ disable FIQ and IRQ
49  msr     cpsr, r0
```

First Stage of Boot Sequence(Assembly Language)

- Setup exception vectors
 - /arch/arm/lib/vectors.S
- Set cpu to SVC32 mode & disable FIQ and IRQ
 - /arch/arm/cpu/armv7/start.S
- Setup CP15 registers (cache, MMU, TLBs)
 - /arch/arm/cpu/armv7/start.S
- Setup important registers and memory timing
 - /arch/arm/cpu/armv7/lowlevel_init.S

```
/*
 * cpu_init_cp15
 *
 * Setup CP15 registers (cache, MMU, TLBs). The I-cache is turned on unless
 * CONFIG_SYS_ICACHE_OFF is defined.
 */
ENTRY(cpu_init_cp15)
/*
 * Invalidate L1 I/D
 */
117    mov     r0, #0                @ set up for MCR
118    mcr     p15, 0, r0, c8, c7, 0 @ invalidate TLBs
119    mcr     p15, 0, r0, c7, c5, 0 @ invalidate icache
120    mcr     p15, 0, r0, c7, c5, 6 @ invalidate BP array
121    mcr     p15, 0, r0, c7, c10, 4 @ DSB
122    mcr     p15, 0, r0, c7, c5, 4 @ ISB

/*
 * disable MMU stuff and caches
 */
127    mrc     p15, 0, r0, c1, c0, 0
128    bic     r0, r0, #0x00002000 @ clear bits 13 (--V-)
129    bic     r0, r0, #0x00000007 @ clear bits 2:0 (-CAM)
130    orr     r0, r0, #0x00000002 @ set bit 1 (--A-) Align
131    orr     r0, r0, #0x00000800 @ set bit 11 (Z---) BTB
#ifdef CONFIG_SYS_ICACHE_OFF
    bic     r0, r0, #0x00001000 @ clear bit 12 (I) I-cache
#else
135    orr     r0, r0, #0x00001000 @ set bit 12 (I) I-cache
#endif
#endif
```


First Stage of Boot Sequence(Assembly Language)

- Setup exception vectors
 - /arch/arm/lib/vectors.S
- Set cpu to SVC32 mode & disable FIQ and IRQ
 - /arch/arm/cpu/armv7/start.S
- Setup CP15 registers (cache, MMU, TLBs)
 - /arch/arm/cpu/armv7/start.S
- Setup important registers and memory timing
 - /arch/arm/cpu/armv7/lowlevel_init.S

```
#ifndef CONFIG_SKIP_LOWLEVEL_INIT
/*
 * CPU_init_critical registers
 * setup important registers
 * setup memory timing
 */
ENTRY(cpu_init_crit)
/*
 * Jump to board specific initialization...
 * The Mask ROM will have already initialized
 * basic memory. Go here to bump up clock rate and handle
 * wake up conditions.
 */
254 b lowlevel_init @ go setup pll,mux,memory
ENDPROC(cpu_init_crit)
256 #endif
```

Second Stage of Boot Sequence(Assembly + C Language)

- Setup initial environment for calling `board_init_f()` (stack, GD structure and unavailable BSS)
 - `/arch/arm/lib/crt0.S`
- Call `board_init_f()` to prepare the hardware for execution from system RAM
(`arch_cpu_init`, `board_early_init_f`, `timer_init`, `env_init`, `init_baud_rate`, `serial_init`, etc.)
 - `/common/board_f.c`
- Setup intermediate environment where the stack and GD are the ones allocated by `board_init_f()` in system RAM
 - `/arch/arm/lib/crt0.S`
- Call `relocate_code()` to relocate U-Boot into destination computed by `board_init_f()`
 - `/arch/arm/lib/relocate.S`
- Setup final environment for calling `board_init_r()`
 - `/arch/arm/lib/crt0.S`
- Branch to `board_init_r()` to initialize GD structure and various peripherals, execute an endless `main_loop()` function
(`initr_env`, `audio_add_devices`, `console_init_r`, `interrupt_init`, `initr_net`, `main_loop`, etc)
 - `/common/board_r.c`

Second Stage of Boot Sequence(Assembly + C Language)

- Setup initial environment for calling board_init_f()
(stack, GD structure and unavailable BSS)
 - /arch/arm/lib/crt0.S

```
ENTRY(_main)
/*
 * Set up initial C runtime environment and call board_init_f().
 */
#if defined(CONFIG_SPL_BUILD) && defined(CONFIG_SPL_STACK)
    ldr    sp, =(CONFIG_SPL_STACK)
#else
67    ldr    sp, =(CONFIG_SYS_INIT_SP_ADDR)
#endif
69    bic    sp, sp, #7        /* 8-byte alignment for ABI compliance */
70    mov    r2, sp
71    sub    sp, sp, #GD_SIZE    /* allocate one GD above SP */
72    bic    sp, sp, #7        /* 8-byte alignment for ABI compliance */
73    mov    r9, sp            /* GD is above SP */
74    mov    r1, sp
75    mov    r0, #0
clr_gd:
77    cmp    r1, r2            /* while not at end of GD */
78    strlo  r0, [r1]          /* clear 32-bit GD word */
79    addlo  r1, r1, #4        /* move to next */
80    blo    clr_gd
#if defined(CONFIG_SYS_MALLOC_F_LEN)
82    sub    sp, sp, #CONFIG_SYS_MALLOC_F_LEN
83    str    sp, [r9, #GD_MALLOC_BASE]
#endif
/* mov r0, #0 not needed due to above code */
86    bl     board_init_f
```

Second Stage of Boot Sequence(Assembly + C Language)

- Call board_init_f() to prepare the hardware for execution from system RAM
(arch_cpu_init, board_early_init_f, timer_init, env_init, init_baud_rate, serial_init, etc.)

- /common/board_f.c

- /lib/initcall.c

```
1012 void board_init_f(ulong boot_flags)
1013 {
1014     #ifdef CONFIG_SYS_GENERIC_GLOBAL_DATA
1015         /*
1016          * For some architectures, global data is initialized and used before
1017          * calling this function. The data should be preserved. For others,
1018          * CONFIG_SYS_GENERIC_GLOBAL_DATA should be defined and use the stack
1019          * here to host global data until relocation.
1020          */
1021         gd_t data;
1022         gd = &data;
1023         /*
1024          * Clear global data before it is accessed at debug print
1025          * in initcall_run_list. Otherwise the debug print probably
1026          * get the wrong value of gd->have_console.
1027          */
1028         zero_global_data();
1029     #endif
1030     gd->flags = boot_flags;
1031     gd->have_console = 0;
1032     if (initcall_run_list(init_sequence_f))
1033         hang();
1034     #if !defined(CONFIG_ARM) && !defined(CONFIG_SANDBOX)
1035         /* NOTREACHED - jump_to_copy() does not return */
1036         hang();
1037     #endif
1038 }
```

```
13 int initcall_run_list(const init_fnc_t init_sequence[])
14 {
15     const init_fnc_t *init_fnc_ptr;
16     for (init_fnc_ptr = init_sequence; *init_fnc_ptr; ++init_fnc_ptr) {
17         unsigned long reloc_ofs = 0;
18         int ret;
19
20         if (gd->flags & GD_FLG_RELOC)
21             reloc_ofs = gd->reloc_off;
22         debug("initcall: %p", (char *)*init_fnc_ptr - reloc_ofs);
23         if (gd->flags & GD_FLG_RELOC)
24             debug(" (relocated to %p)\n", (char *)*init_fnc_ptr);
25         else
26             debug("\n");
27         ret = (*init_fnc_ptr)();
28         if (ret) {
29             printf("initcall sequence %p failed at call %p (err=%d)\n",
30                    init_sequence,
31                    (char *)*init_fnc_ptr - reloc_ofs, ret);
32             return -1;
33         }
34     }
35     return 0;
36 }
```

Second Stage of Boot Sequence(Assembly + C Language)

- Setup intermediate environment where the stack and GD are the ones allocated by board_init_f() in system RAM
 - /arch/arm/lib/crt0.S

```
#if ! defined(CONFIG_SPL_BUILD)
/*
 * Set up intermediate environment (new sp and gd) and call
 * relocate_code(addr_moni). Trick here is that we'll return
 * 'here' but relocated.
 */
96      ldr    sp, [r9, #GD_START_ADDR_SP]    /* sp = gd->start_addr_sp */
97      bic    sp, sp, #7                    /* 8-byte alignment for ABI compliance */
98      ldr    r9, [r9, #GD_BD]              /* r9 = gd->bd */
99      sub    r9, r9, #GD_SIZE              /* new GD is below bd */

101     adr    lr, here
102     ldr    r0, [r9, #GD_RELOC_OFF]        /* r0 = gd->reloc_off */
103     add    lr, lr, r0
104     ldr    r0, [r9, #GD_RELOCADDR]        /* r0 = gd->relocaddr */
105     b      relocate_code
```

Second Stage of Boot Sequence(Assembly + C Language)

- Call `relocate_code()` to relocate U-Boot into destination computed by `board_init_f()`
 - `/arch/arm/lib/relocate.S`

```
ENTRY(relocate_code)
67     ldr    r1, =__image_copy_start /* r1 <- SRC &__image_copy_start */
68     subs   r4, r0, r1              /* r4 <- relocation offset */
69     beq     relocate_done          /* skip relocation */
70     ldr     r2, =__image_copy_end   /* r2 <- SRC &__image_copy_end */

copy_loop:
73     ldmia   r1!, {r10-r11}         /* copy from source address [r1] */
74     stmia   r0!, {r10-r11}         /* copy to target address [r0] */
75     cmp     r1, r2                 /* until source end address [r2] */
76     blo     copy_loop

    /*
    * fix .rel.dyn relocations
    */
81     ldr     r2, =__rel_dyn_start    /* r2 <- SRC &__rel_dyn_start */
82     ldr     r3, =__rel_dyn_end      /* r3 <- SRC &__rel_dyn_end */

fixloop:
84     ldmia   r2!, {r0-r1}           /* (r0,r1) <- (SRC location,fixup) */
85     and     r1, r1, #0xff
86     cmp     r1, #23                /* relative fixup? */
87     bne     fixnext

    /* relative fix: increase location by offset */
90     add     r0, r0, r4
91     ldr     r1, [r0]
92     add     r1, r1, r4
93     str     r1, [r0]

fixnext:
95     cmp     r2, r3
96     blo     fixloop

relocate_done:
```

Second Stage of Boot Sequence(Assembly + C Language)

- Setup final environment for calling board_init_r()
 - /arch/arm/lib/crt0.S

```
/* Set up final (full) environment */
115      bl      c_runtime_cpu_setup    /* we still call old routine here */
      #endif
      #if !defined(CONFIG_SPL_BUILD) || defined(CONFIG_SPL_FRAMEWORK)
      # ifdef CONFIG_SPL_BUILD
          /* Use a DRAM stack for the rest of SPL, if requested */
          bl      spl_relocate_stack_gd
          cmp     r0, #0
          movne   sp, r0
      # endif
124      ldr     r0, =__bss_start        /* this is auto-relocated! */

      #ifdef CONFIG_USE_ARCH_MEMSET
          ldr     r3, =__bss_end        /* this is auto-relocated! */
          mov     r1, #0x00000000       /* prepare zero to clear BSS */

          subs    r2, r3, r0            /* r2 = memset len */
          bl      memset
      #else
133      ldr     r1, =__bss_end        /* this is auto-relocated! */
134      mov     r2, #0x00000000       /* prepare zero to clear BSS */

136 clbss_l: cmp     r0, r1            /* while not at end of BSS */
137      strlo   r2, [r0]              /* clear 32-bit BSS word */
138      addlo   r0, r0, #4            /* move to next */
139      blo     clbss_l
      #endif

      #if ! defined(CONFIG_SPL_BUILD)
143      bl      coloured_LED_init
144      bl      red_led_on
      #endif
```

Second Stage of Boot Sequence(Assembly + C Language)

- Branch to board_init_r() to initialize GD structure and various peripherals, execute an endless main_loop() function

(audio_add_devices, console_init_r, interrupt_init, initr_net, main_loop, etc)

- /common/board_r.c

- /lib/initcall.c

```
921 void board_init_r(gd_t *new_gd, ulong dest_addr)
{
#ifdef CONFIG_NEEDS_MANUAL_RELOC
    int i;
#endif
#ifdef CONFIG_AVR32
    mmu_init_r(dest_addr);
#endif
#if !defined(CONFIG_X86) && !defined(CONFIG_ARM) && !defined(CONFIG_ARM64)
    gd = new_gd;
#endif
#ifdef CONFIG_NEEDS_MANUAL_RELOC
    for (i = 0; i < ARRAY_SIZE(init_sequence_r); i++)
        init_sequence_r[i] += gd->reloc_off;
#endif
939     if (initcall_run_list(init_sequence_r))
940         hang();

    /* NOTREACHED - run_main_loop() does not return */
    hang();
944 }
```

```
13 int initcall_run_list(const init_fnc_t init_sequence[])
{
    const init_fnc_t *init_fnc_ptr;

16     for (init_fnc_ptr = init_sequence; *init_fnc_ptr; ++init_fnc_ptr) {
        unsigned long reloc_ofs = 0;
        int ret;

20         if (gd->flags & GD_FLG_RELOC)
21             reloc_ofs = gd->reloc_off;
        debug("initcall: %p", (char *)*init_fnc_ptr - reloc_ofs);
23         if (gd->flags & GD_FLG_RELOC)
            debug(" (relocated to %p)\n", (char *)*init_fnc_ptr);
        else
            debug("\n");
27         ret = (*init_fnc_ptr)();
28         if (ret) {
29             printf("initcall sequence %p failed at call %p (err=%d)\n",
                    init_sequence,
                    (char *)*init_fnc_ptr - reloc_ofs, ret);
32             return -1;
        }
    }
    return 0;
36 }
```


Second Stage of Boot Sequence(Assembly + C Language)

- Branch to board_init_r() to initialize GD structure and various peripherals, execute an endless main_loop() function

(audio_add_devices, console_init_r, interrupt_init, initr_net, mian_loop, etc)

- /common/board_r.c

- /common/main.c

```
694 static int run_main_loop(void)
{
#ifdef CONFIG_SANDBOX
    sandbox_main_loop_init();
#endif
    /* main loop() can return to retry autoboot, if so just run it again */
700     for (;;)
        main_loop();
    return 0;
}
```

```
/* We come here after U-Boot is initialised and ready to process commands */
void main_loop(void)
61 {
    const char *s;

    bootstage_mark_name(BOOTSTAGE_ID_MAIN_LOOP, "main_loop");

#ifdef CONFIG_SYS_GENERIC_BOARD
    puts("Warning: Your board does not use generic board. Please read\n");
    puts("doc/README.generic-board and take action. Boards not\n");
    puts("upgraded by the late 2014 may break or be removed.\n");
#endif

    modem_init();
#ifdef CONFIG_VERSION_VARIABLE
    setenv("ver", version_string); /* set version variable */
#endif /* CONFIG_VERSION_VARIABLE */
77     cli_init();

    run_preboot_environment_command();

#ifdef CONFIG_UPDATE_TFTP
    update_tftp(0UL);
#endif /* CONFIG_UPDATE_TFTP */

85     s = bootdelay_process();
    if (cli_process_fdt(&s))
        cli_secure_boot_cmd(s);

89     autoboot_command(s);

91     cli_loop();
92 }
```

Second Stage of Boot Sequence(Assembly + C Language)

- Branch to board_init_r() to initialize GD structure and various peripherals, execute an endless main_loop() function

(audio_add_devices, console_init_r, interrupt_init, initr_net, main_loop, etc)

- /common/board_r.c
- /common/autoboot.c

```
void autoboot_command(const char *s)
305 {
    debug("### main_loop: bootcmd=\"%s\\\"\\n\", s ? s : "<UNDEFINED>");
308     if (stored_bootdelay != -1 && s && !abortboot(stored_bootdelay)) {
        #if defined(CONFIG_AUTOBOOT_KEYED) && !defined(CONFIG_AUTOBOOT_KEYED_CTRL_C)
            int prev = disable_ctrlc(1);    /* disable Control C checking */
        #endif
313         run_command_list(s, -1, 0);
        #if defined(CONFIG_AUTOBOOT_KEYED) && !defined(CONFIG_AUTOBOOT_KEYED_CTRL_C)
            disable_ctrlc(prev);    /* restore Control C checking */
        #endif
    }
    #ifdef CONFIG_MENUKEY
        if (menukey == CONFIG_MENUKEY) {
            s = getenv("menucmd");
            if (s)
                run_command_list(s, -1, 0);
        }
    #endif /* CONFIG_MENUKEY */
327 }
```

```
static int abortboot(int bootdelay)
{
    #ifdef CONFIG_AUTOBOOT_KEYED
        return abortboot_keyed(bootdelay);
    #else
        return abortboot_normal(bootdelay);
    #endif
}
```

Second Stage of Boot Sequence(Assembly + C Language)

- Branch to board_init_r() to initialize GD structure and various peripherals, execute an endless main_loop() function

(audio_add_devices, console_init_r, interrupt_init, initr_net, main_loop, etc)

- /common/board_r.c


- /common/autoboot.c

After several steps, u-boot execution is completed!

```
static int abortboot_normal(int bootdelay)
{
    int abort = 0;
    unsigned long ts;

#ifdef CONFIG_MENU_PROMPT
    printf(CONFIG_MENU_PROMPT);
#else
157     if (bootdelay >= 0)
158         printf("Hit any key to stop autoboot: %2d ", bootdelay);
#endif

#ifdef CONFIG_ZERO_BOOTDELAY_CHECK
    /*
     * Check if key already pressed
     * Don't check if bootdelay < 0
     */
    if (bootdelay >= 0) {
        if (tstc()) { /* we got a key press */
            (void) getc(); /* consume input */
            puts("\b\b\b 0");
            abort = 1; /* don't auto boot */
        }
    }
#endif
}
```



```
COM4 - PuTTY
U-Boot 2015.04-imx_v2015.04_4.1.15_1.0.0_ga+gd7d7c43 (Jun 17 2016 - 15:56:01)

CPU: Freescale i.MX6Q rev1.2 at 792 MHz
CPU: Temperature 45 C
Reset cause: unknown reset
Board: MX6-SabreSD
I2C: ready
DRAM: 1 GiB
PMIC: PFUZE100 ID=0x10
MMC: FSL_SDHC: 0, FSL_SDHC: 1, FSL_SDHC: 2
No panel detected: default to Hannstar-XGA
Display: Hannstar-XGA (1024x768)
In: serial
Out: serial
Err: serial
switch to partitions #0, OK
mmc2(part 0) is current device
Net: FEC [PRIME]
Normal Boot
Hit any key to stop autoboot: 0
switch to partitions #0, OK
mmc2(part 0) is current device
reading boot.scr
```