## Startup code for STM32f756VGTx

(GCC based toolchain)

```
.global g_pfnVectors
.global Default_Handler
```

• If a label is marked as .global it can be accessed by other files. We will see where this g pfnVectors is initialized below.

```
/* start address for the initialization values of the .data section.
defined in linker script */
.word _sidata
/* start address for the .data section. defined in linker script */
.word _sdata
/* end address for the .data section. defined in linker script */
.word _edata
/* start address for the .bss section. defined in linker script */
.word _sbss
/* end address for the .bss section. defined in linker script */
.word _ebss
/* stack used for SystemInit ExtMemCtl; always internal RAM used */
```

- The labels \_sidata,\_sdata,\_edata,\_sbss and \_ebss represents :
  - \_sidata:Start address of the data section in the Flash memory.
  - o \_sdata :Start address of the data section in the RAM.
  - o \_edata :end address of the data section
    in the RAM.
  - \_sbss and \_ebss represents the start and end address of the bss section in the RAM.
- These all are defined in the linker script(FLASH.ld file) as shown below:

```
SECTIONS
/* Used by the startup to initialize data */
_sidata = LOADADDR(.data);
/* Initialized data sections into "RAM" Ram type memory */
 .data :
  \cdot = ALIGN(4);
                   /* create a global symbol at data start */
   sdata = .;
                    /* .data sections */
  *(.data)
  *(.data*)
                    /* .data* sections */
  *(.RamFunc)
                    /* .RamFunc sections */
                    /* .RamFunc* sections */
  *(.RamFunc*)
  \cdot = ALIGN(4);
                    /* define a global symbol at data end */
   edata = .;
 } >RAM AT> FLASH
 /* Uninitialized data section into "RAM" Ram type memory */
 . = ALIGN(4);
 .bss :
  /* This is used by the startup in order to initialize the .bss section */
  _sbss = .; /* define a global symbol at bss start */
   bss start__ = _sbss;
  *(.bss)
  *(.bss*)
  * (COMMON)
  . = ALIGN(4);
  ebss = .;     /* define a global symbol at bss end */
   bss end = ebss;
 } >RAM
}
```

- MEMORY section is used to place the different types of memory present in the microcontroller
- Its consists of name of the memory, It's starting address and the length of the memory.

- SECTIONS consist of different types of sections like text section which consist of code, data section which consists of initialized data, bss section which contain the uninitialized data etc....
- Developer can place different sections at his desired location by placing them sequentially.

For example: If he needs to place the vector table at the start of flash memory he can write the linker script as below:

## Coming back to the Startup code:

```
.section .text.Reset_Handler
.weak Reset_Handler
.type Reset_Handler, %function
Reset_Handler:
ldr sp, =_estack /* set stack pointer */
/* Call the clock system initialization function.*/
bl SystemInit
```

- A section is defined as .text. Whose name is Reset Handler.
- It's made as weak so that in any other file if its overridden, the linker links that address to the Reset Handler.
- The type of label Reset\_Handler is made as Function.It is helpful for linker while resolving symbols.
- Reset\_Handler: ---->denotes the start of the Reset handler.
- ldr sp, =\_estack ---->The stack pointer is been initialized to the value \_estack.The \_estack value is is been initialized in the linker script as below:
  - estack = ORIGIN(RAM) + LENGTH(RAM);
- It contains the top address of the RAM.
- bl SystemInit /\*Branch and link to SystemInit() function \*/
- After this the execution jumps to SystemInit() function defined in system\_stm32f7xx.c.It is as follows:

Decoding of the SystemInit() function:

• The \_\_FPU\_PRESENT is been defined with 1U in the STM32f756xx.h and \_\_FPU\_USED is also made as 1U in core\_cm7.h.So the control goes inside the #if directive and makes the floating point unit to be fully accessed by making CP10 and CP11 bits set(Bits 20,21,22,23 are set).

SCB->CPACR  $\mid$ = ((3UL << 10\*2)|(3UL << 11\*2)); /\*This CPACR is a memory mapped register in the system control space. The core\_cm7.h provides abstraction in which these registers are mapped to physical addresses so that we can directly access and modify them easily.\*/

- Next is the relocation of the vector table if necessary by the user. He can relocate the vector table to the RAM memory by changing the SCB->VTOR which is called as vector table offset register.
- In the same file system\_stm32f7xx.c,we have these lines of code:

```
/*!< <u>Uncomment</u> the following line if you need to relocate the vector table
   anywhere in Flash or Sram, else the vector table is kept at the automatic
remap of boot address selected */
/* #define USER VECT TAB ADDRESS */
#if defined(USER VECT TAB ADDRESS)
/*!< <u>Uncomment</u> the following line if you need to relocate your vector Table
   in <u>Sram</u> else user <u>remap</u> will be done in Flash. */
/* #define VECT TAB SRAM */
#if defined(VECT TAB SRAM)
address field. This value must be a multiple of 0x200. This is defined in
core cm7.h whose value is equal to base address of RAM i.e 0x20000000
,#define RAMDTCM BASE
                             0x20000000UL */
#define VECT_TAB_OFFSET 0x0000000U /*!< Vector Table base
offset field. This value must be a multiple of 0x200. */
```

 After the SystemInit function is completed the execution returns to reset handler by using the link register and the execution continues as follows:

```
/* Copy the data segment initializers from
flash to SRAM */
ldr r0, =_sdata
ldr r1, =_edata
ldr r2, =_sidata
movs r3, #0
b LoopCopyDataInit

CopyDataInit:
ldr r4, [r2, r3]
str r4, [r0, r3]
adds r3, r3, #4
LoopCopyDataInit:
adds r4, r0, r3
cmp r4, r1
bcc CopyDataInit
```

## Decoding the above code:

• At first the variables present in the data section of the FLASH memory are been copied to the Data section of the RAM by using the start address of the data section in FLASH, Start and end address of the data memory in RAM.

- After copying the processor can access all the data from the RAM.
- This copying is required because after reset, all the variables should be initialized to their default values for the execution of the program in the known state.

```
/* Zero fill the bss segment. */
ldr r2, =_sbss
ldr r4, =_ebss
movs r3, #0
b LoopFillZerobss

FillZerobss:
str r3, [r2]
adds r2, r2, #4
LoopFillZerobss:
cmp r2, r4
bcc FillZerobss
```

- In the similar way the next step is to ZERO the entire bss section so that they can be initialized again in the program run time.
- The above two steps can be possible only if we know the addresses of the data section and bss section. These are provided by the linker script as we have seen in the beginning.

• Finally the main() function is called:

```
/* Call the application's entry point.*/
bl main
```

• Now the execution goes to the main function where the developer application code gets executed.

Now let us see what is present in the startup file other than the Reset\_Handler which is very important:

```
.section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
  .size Default Handler, .-Default Handler
```

 This is the definition for any handler which is aliased to Default\_Handler which will be seeing below. Its just an infinite loop.

```
.section .isr_vector, "a", %progbits
.type g_pfnVectors, %object
.size g_pfnVectors, .-g_pfnVectors

g_pfnVectors:
.word _estack
.word Reset_Handler
.word NMI_Handler
.word HardFault_Handler
.word MemManage_Handler
.word BusFault_Handler
.word UsageFault_Handler
.word 0
.word 0
.word 0
.word 0
.word 0
```

```
.word SVC_Handler
.word DebugMon_Handler
.word 0
.word PendSV_Handler
.word SysTick Handler
```

- This is the .isr\_vector section where all the interrupt handlers addresses are placed so that when an interrupt occurs, by filling the Program Counter register with the interrupt address which has occurred, it executes the interrupt handler.
- We have seen at the beginning, in the linker script we have placed this section at the base address of FLASH memory. So, these are stored at that address one after the other.
- The above are only stack pointer and the system exceptions. We also have external interrupts as shown below:

```
/* External Interrupts */
/* Window WatchDog
/* PVD through EXTI Line
detection */
.word TAMP_STAMP_IRQHandler
                                     /* Tamper and TimeStamps through
the EXTI line */
.word
       RTC WKUP IRQHandler
                                     /* RTC Wakeup through the EXTI
line */
.word FLASH IRQHandler
                                     /* FLASH
                                     /* RCC
.word
       RCC IRQHandler
.word
       EXTIO IRQHandler
                                     /* EXTI Line0
                                     /* EXTI Line1
.word     EXTI1 IRQHandler
                                     /* EXTI Line2
       EXTI2 IRQHandler
.word
                                     /* EXTI Line3
        EXTI3 IRQHandler
.word
```

```
EXTI4 IRQHandler
                                       /* EXTI Line4
.word
         DMA1 Stream0 IRQHandler
                                       /* DMA1 Stream 0
.word
         DMA1 Stream1 IRQHandler /* DMA1 Stream 1
.word
*/
.word
         DMA1 Stream2 IRQHandler
                                       /* DMA1 Stream 2
                                       /* DMA1 Stream 3
         DMA1 Stream3 IRQHandler
.word
         DMA1 Stream4 IRQHandler /* DMA1 Stream 4
.word
         DMA1_Stream5_IRQHandler
                                       /* DMA1 Stream 5
.word
                                       /* DMA1 Stream 6
         DMA1 Stream6 IRQHandler
.word
                                        /* ADC1, ADC2 and ADC3s
         ADC IRQHandler
.word
.word
         CAN1 TX IRQHandler
                                       /* CAN1 TX
        CAN1 RX0 IRQHandler
                                       /* CAN1 RX0
.word
.word CAN1 RX1 IRQHandler
                                       /* CAN1 RX1
        CAN1 SCE IRQHandler
.word
                                        /* CAN1 SCE
.word
                                       /* External Line[9:5]s
         EXTI9 5 IRQHandler
.word
         TIM1 BRK TIM9 IRQHandler
                                       /* TIM1 Break and TIM9
         TIM1 UP TIM10 IRQHandler
.word
                                       /* TIM1 Update and TIM10
.word
         TIM1 TRG COM TIM11 IRQHandler
                                       /* TIM1 Trigger and Commutation
and TIM11 */
                                        /* TIM1 Capture Compare
.word     TIM1 CC IRQHandler
                                        /* TIM2
.word
         TIM2 IRQHandler
                                        /* TIM3
.word
         TIM3 IRQHandler
.word
         TIM4 IRQHandler
                                        /* TIM4
         I2C1 EV IRQHandler
                                        /* I2C1 Event
.word
                                       /* I2C1 Error
.word
         I2C1 ER IRQHandler
.word
         I2C2 EV IRQHandler
                                       /* I2C2 Event
                                        /* I2C2 Error
.word
         I2C2 ER IRQHandler
         SPI1 IRQHandler
                                        /* SPI1
.word
```

```
SPI2 IRQHandler
                                        /* SPI2
.word
         USART1 IRQHandler
                                        /* USART1
.word
         USART2 IRQHandler
                                        /* USART2
.word
*/
.word
        USART3 IRQHandler
                                        /* USART3
        EXTI15 10 IRQHandler
                                        /* External Line[15:10]s
.word
.word
         RTC Alarm IRQHandler
                                        /* RTC Alarm (A and B) through
EXTI Line */
.word
         OTG FS WKUP IRQHandler
                                        /* USB OTG FS Wakeup through
EXTI line */
                                        /* TIM8 Break and TIM12
.word
         TIM8 BRK TIM12 IRQHandler
.word
                                        /* TIM8 Update and TIM13
         TIM8 UP TIM13 IRQHandler
         TIM8 TRG COM TIM14 IRQHandler
                                        /* TIM8 Trigger and Commutation
.word
and TIM14 */
.word
         TIM8 CC IRQHandler
                                        /* TIM8 Capture Compare
* /
                                        /* DMA1 Stream7
.word     DMA1 Stream7 IRQHandler
.word
        FMC IRQHandler
                                        /* FMC
.word
                                        /* SDMMC1
         SDMMC1 IRQHandler
          TIM5 IRQHandler
                                        /* TIM5
.word
.word
         SPI3 IRQHandler
                                        /* SPI3
.word
         UART4 IRQHandler
                                        /* UART4
.word
         UART5 IRQHandler
                                        /* UART5
         TIM6 DAC IRQHandler
                                        /* TIM6 and DAC1&2 underrun
.word
errors */
                                        /* TIM7
.word
          TIM7 IRQHandler
.word
          DMA2 Stream0 IRQHandler
                                        /* DMA2 Stream 0
         DMA2 Stream1 IRQHandler /* DMA2 Stream 1
.word
                                        /* DMA2 Stream 2
.word
         DMA2 Stream2 IRQHandler
.word
         DMA2 Stream3 IRQHandler
                                        /* DMA2 Stream 3
          DMA2 Stream4 IRQHandler
                                        /* DMA2 Stream 4
.word
                                        /* Ethernet
          ETH IRQHandler
.word
```

```
ETH WKUP IRQHandler
                                        /* Ethernet Wakeup through EXTI
 .word
line */
        CAN2 TX IRQHandler
                                         /* CAN2 TX
.word
.word
         CAN2 RX0 IRQHandler
                                        /* CAN2 RX0
*/
         CAN2 RX1 IRQHandler
                                        /* CAN2 RX1
.word
        CAN2 SCE IRQHandler
                                        /* CAN2 SCE
.word
                                        /* USB OTG FS
       OTG FS IRQHandler
.word
         DMA2_Stream5_IRQHandler
                                        /* DMA2 Stream 5
.word
                                        /* DMA2 Stream 6
          DMA2 Stream6 IRQHandler
.word
          DMA2_Stream7_IRQHandler
                                        /* DMA2 Stream 7
.word
.word
         USART6 IRQHandler
                                        /* USART6
         I2C3 EV IRQHandler
                                        /* I2C3 event
.word
.word
                                        /* I2C3 error
         I2C3 ER IRQHandler
         OTG HS EP1 OUT IRQHandler
.word
                                        /* USB OTG HS End Point 1 Out
                                        /* USB OTG HS End Point 1 In
.word
         OTG HS EP1 IN IRQHandler
.word
          OTG HS WKUP IRQHandler
                                        /* USB OTG HS Wakeup through
EXTI */
.word
         OTG HS IRQHandler
                                        /* USB OTG HS
.word
         DCMI IRQHandler
                                        /* DCMI
.word
         CRYP IRQHandler
                                        /* Crypto
         HASH RNG IRQHandler
                                        /* Hash and Rng
.word
                                         /* FPU
.word
          FPU IRQHandler
.word
          UART7 IRQHandler
                                         /* UART7
         UART8 IRQHandler
                                         /* UART8
.word
                                         /* SPI4
         SPI4 IRQHandler
.word
.word
         SPI5 IRQHandler
                                         /* SPI5
                                         /* SPI6
.word
         SPI6 IRQHandler
          SAI1 IRQHandler
                                         /* SAI1
.word
```

```
LTDC IRQHandler
                                   /* LTDC
.word
       LTDC ER IRQHandler
                                   /* LTDC error
.word
/* DMA2D
* /
.word
       SAI2 IRQHandler
                                   /* SAI2
       QUADSPI IRQHandler
                                  /* QUADSPI
.word
.word    LPTIM1 IRQHandler
                                   /* LPTIM1
.word
       CEC IRQHandler
                                   /* HDMI CEC
       I2C4 EV IRQHandler
                                  /* I2C4 Event
.word
/* I2C4 Error
       SPDIF RX IRQHandler
                                  /* SPDIF RX
.word
********************
* Provide weak aliases for each Exception handler to the Default Handler.
* As they are weak aliases, any function with the same name will override
* this definition.
*******************
 .weak NMI Handler
 .thumb set NMI Handler, Default Handler
  .weak HardFault Handler
 .thumb set HardFault Handler, Default Handler
  .weak MemManage Handler
 .thumb set MemManage Handler, Default Handler
  .weak BusFault Handler
 .thumb set BusFault Handler, Default Handler
```

• Like this for all the handlers weak alias is provided to the default handler which we have seen above. So all the exceptions and interrupts except Reset handler when occurred goes to the default handler for the execution.

• By setting all handlers to Default\_Handler, you ensure that if no specific handler is provided for the interrupts (i.e they are not been overridden by their definition), the default handler will be used instead. This improves the robustness of the application by ensuring that all possible interrupts or exceptions have a defined behaviour, even if it's just a default response.