Find the best match of the seven great ideas from computer architecture to these real world examples: 1.Reducing time to do laundry by washing the next load while drying the last load

2. Hiding a spare key in case you lose your front door key

Chapter 1


3. Checking the weather forecast for cites you drive through when deciding which route to take on a long winter trip
4.Express checkout lanes in grocery stores for 10 items or less

6.Au powered by an electric motor on all four wheels	

7.Optional self-driving automobiles automobile mode that requires purchase of self-parking navigation
How do you measure fastest? Consider three different processors P1, P2, and P3 executing the same instruction set. P1 has a clock cycle time of 0.33 ns and a CPI of 1.5; P2 has a clock cycle time of 0.40 ns and a CPI of 1.0; P3 has clock cycle time of 0.25 ns and a CPI of 2.2.
1.Which has the highest clock rate? What is it?
2. Which is the fastest computer? If answer is different from above, explain why. Which is the slowest?
3. How do the answers to (1) and (2) reflect the importance of benchmarks?

Amdahl's Law and brotherhood. Amdahl's Law is basically the Law of Diminishing Returns, which applies to investments as well as computer architecture. Here is an example that helps explain the law— Your brother has joined a start-up and is trying to convince you to invest some of your savings, since, he claims, "it's a sure thing!"
1. You decide to invest 10% of your savings. What must be the return on your investment in the start-up to double your overall
2. Assuming the start-up investment delivers the return you
calculated in (1), how much of your savings would you have to invest to realize 90% of start-up's increase? How about 95%?
3. How do the results relate to Amdahl's observation about computers? What does it say about brotherhood?

DRAM price versus cost. Figure 1.21 plots the price of DRAM chips from 1975 to 2020, while Figure 1.11 shows capacity per DRAM chip over the same period. They show a 1,000,000-fold increase in capacity (16 Kbit to 16 Gbit) and a 25,000,000-fold reduction in price per gigabyte (\$100 million to \$4). Note that the price per GiB fluctuates up and down over time, while capacity per chip has a smooth growth curve.



1975 and 2020. (Source: https://jcmit.net/memoryprice.htm)

1. Can you see evidence of the slowing of Moore's Law in Figure 1.21?

2. Why might price improve by a factor of 25 higher than the improvement in capacity per chip? What might be other reasons than the increasing chip capacity?

3. Why do you think price per gigabyte fluctuates over 3- to 5-year periods? Is it be related to the chip cost formulas on page 28 or to other forces in the marketplace?

MORE PRACTICE PROBLEMS

1.1 [2] <§1.1> List and describe three types of computers.

- 1.2 [5] <§1.2> The seven great ideas in computer architecture are similar to ideas from other fields. Match the seven ideas from computer architecture, "Use Abstraction to Simplify Design", "Make the Common Case Fast", "Performance via Parallelism", "Performance via Pipelining", "Performance via Prediction" "Hierarchy of Memories", and "Dependability via Redundancy" to the following ideas from other fields:
- a. Assembly lines in automobile manufacturing
- b. Suspension bridge cables
- c. Aircraft and marine navigation systems that incorporate wind information
- d. Express elevators in buildings
- e. Library reserve desk
- f. Increasing the gate area on a CMOS transistor to decrease its switching time
- g. Building self-driving cars whose control systems partially rely on existing sensor systems already installed into the base vehicle, such as lane departure systems and smart cruise control systems

1.3 [2] <§1.3> Describe the steps that transform a program written in a high-level language such as C into a representation that is directly executed by a computer processor.

Desktop processor	Ye	ear	Tech	Max. clock spee (GH:	k d	Integ IPC/e		Cores	Max. DRAM Bandwi (GB/s)	idth	SP floating point (Gflop/s)	L3 cache (MiB)
Westmere	20	010	32	3.33	3.33 4			2	17.1		107	4
i7-620	1											
Ivy Bridge	20	013	22	3.90		6		4	4 25.6		250	8
i7-3770K	1											
Broadwell	20	015	14 4.20			8		4	34.1		269	8
i7-6700K	1											-
Kaby Lake	20	017	14	4.50		8		4	38.4		288	8
i7-7700K	1											
Coffee Lake	20	019	14	4.90		8		8	42.7		627	12
i7-9700K	1											
Imp./year			_%	_%		_%		_%	_%		_%	_%
Doubles e	eve	y	_years	_yea	ars	_yea	ırs	years	_years		_years	_years
Desktop processor	Year	Tech	Max. clock (GHz)	speed	Inte	ger 'core	Cores	Max. DRAM (GB/s)	d Bandwidth	SP flo	eating point	L3 cache (MiB)
Westmere	2010	32	3.33		4		2	17.1		107		4
i7-620												
Ivy Bridge	2013	22	3.90		6		4	25.6		250		8
i7-3770K					_							
Broadwell	2015	14	4.20		8		4	34.1		269		8
i7-6700K					-							
Kaby Lake i7-7700K	2017	14	4.50		8		4	38.4		288		8
Coffee Lake	2019	1.4	4.90		8		8	42.7		627		12
i7-9700K	2019		1		ľ		ľ			027		
Imp./year		_%	-%		-%		%	-%		-%		%
Doubles every		yea		years		year	_	_years		irs	years	

1.4 [2] <\\$1.4> Assume a color display using 8 bits for each of the primary colors (red, green, blue) per pixel and a frame size of 1280 × 1024.

- 1.5 [4] <§1.6> Consider three different processors P1, P2, and P3 executing the same instruction set. P1 has a 3 GHz clock rate and a CPI of 1.5. P2 has a 2.5 GHz clock rate and a CPI of 1.0. P3 has a 4.0 GHz clock rate and has a CPI of 2.2.
- a. Which processor has the highest performance expressed in instructions per second? b. If the processors each execute a program in 10 seconds, find the number of cycles and the number of instructions. c. We are trying to reduce the execution time by 30% but this

leads to an increase of 20% in the CPI. What clock rate should we have to get this time reduction?

1.6 [5] Consider the table given next, which tracks several performance indicators for Intel desktop processors since 2010. The "Tech" column shows the minimum feature size of each processor's fabrication process. Assume that the die size has remained relatively constant and the number of transistors that comprise each processor scales at (1/t)2, where t = the minimum feature size. For each performance indicator, calculate the average rate of improvement from 2010 to 2019, as well as the number of years required to double each at that corresponding rate.

1.7 [20] <§1.6> Consider two different implementations of the same instruction set architecture. The instructions can be divided into four classes according to their CPI (class A, B, C, and D). P1 with a clock rate of 2.5 GHz and CPIs of 1, 2, 3, and 3, and P2 with a clock rate of 3 GHz and CPIs of 2, 2, 2, and 2. Given a program with a dynamic instruction count of 1.0E6 instructions divided into classes as follows: 10% class A, 20% class B, 50% class C, and 20% class D, which is faster: P1 or P2? a. What is the global CPI for each implementation?


b. Find the clock cycles required in both cases.


1.8 [15] <§1.6> Compilers can have a profound impact on the performance of an application. Assume that for a program, compiler A results in a dynamic instruction count of 1.0E9 and has an execution time of 1.1 s, while compiler B results in a dynamic instruction count of 1.2E9 and an execution time of 1.5 s.


Find the average CPI for each program given that the processor has a clock cycle time of 1 ns. b. Assume the compiled programs run on two different processors. If the execution times on the two processors are the same, how much faster is the clock of the processor running compiler A's code versus the clock of the processor running compiler B's code? c. A new compiler is developed that uses only 6.0E8 instructions and has an average CPI of 1.1. What is the speedup of using this new compiler versus using compiler A or B on the original processor?


- 1.9 The Pentium 4 Prescott processor, released in 2004, had a clock rate of 3.6 GHz and voltage of 1.25 V. Assume that, on average, it consumed 10 W of static power and 90 W of dynamic power. The Core i5 Ivy Bridge, released in 2012, had a clock rate of 3.4 GHz and voltage of 0.9 V. Assume that, on average, it consumed 30 W of static power and 40 W of dynamic power.
- 1.9.1 [5] <§1.7> For each processor find the average capacitive loads.
- 1.9.2 [5] <§1.7> Find the percentage of the total dissipated power comprised by static power and the ratio of static power to dynamic power for each technology.
- 1.9.3 [15] <§1.7> If the total dissipated power is to be reduced by 10%, how much should the voltage be reduced to maintain the same leakage current? Note: power is defined as the product of voltage and current.

- 1.10 Assume for arithmetic, load/store, and branch instructions, a processor has CPIs of 1, 12, and 5, respectively. Also assume that on a single processor a program requires the execution of 2.56E9 arithmetic instructions, 1.28E9 load/store instructions, and 256 million branch instructions. Assume that each processor has a 2 GHz clock frequency. Assume that, as the program is parallelized to run over multiple cores, the number of arithmetic and load/store instructions per processor is divided by 0.7 x p (where p is the number of processors) but the number of branch instructions per processor remains the same.
- 1.10.1 [5] <§1.7> Find the total execution time for this program on 1, 2, 4, and 8 processors, and show the relative speedup of the 2, 4, and 8 processor result relative to the single processor result.
- 1.10.2 [10] <§§1.6, 1.8> If the CPI of the arithmetic instructions was doubled, what would the impact be on the execution time of the program on 1, 2, 4, or 8 processors?
- 1.10.3 [10] <§§1.6, 1.8> To what should the CPI of load/store instructions be reduced in order for a single processor to match the performance of four processors using the original CPI values?













1.12.11 [10] <§1.6> Determine the clock rate if the CPI is reduced by 15% and the CPU time by 20% while the number of instructions is unphanged.
while the number of instructions is unchanged.








1.14.3 [5] <§1.11> Can the total instructions?	time can be reduced	by 20% by reducing	only the time for branch



1.15.3 [5] <1.11 By how much is the execution time of the program improved if the CPI of INT and FP instructions is reduced by 40% and the CPI of L/S and Branch is reduced by 30%?

1.16 [5] <§1.8> When a program is adapted to run on multiple processors in a multiprocessor system, the execution time on each processor is comprised of computing time and the overhead time required for locked critical sections and/or to send data from one processor to another. Assume a program requires t = 100 s of execution time on one processor. When run p processors, each processor requires t/p s, as well as an additional 4 s of overhead, irrespective of the number of processors. Compute the per-processor execution time for 2, 4, 8, 16, 32, 64, and 128 processors. For each case, list the corresponding speedup relative to a single processor and the ratio between actual speedup versus ideal speedup (speedup if there was no overhead).


Chapter 2	2
-----------	---



2.2 [5] < 2.2 Write a single C statement that corresponds to the two MIPS assembly instructions below.

add f, g, h


add f, i, f




B[8] = A[i-j];

 $2.4 [5] < \S 2.2, 2.3 >$ For the MIPS assembly instructions above, what is the corresponding C statement? Assume that the variables f, g, h, i, and j are assigned to registers \$s0, \$s1, \$s2, \$s3, and \$s4, respectively. Assume that the base address of the arrays A and B are in registers \$s6 and \$s7, respectively.

```
$t0, $s0, 2
                      \# $t0 = f * 4
s11
add
     $t0, $s6, $t0
                     \# $t0 = &A[f]
     $t1, $s1, 2
                     \# $t1 = q * 4
s11
                     \# $t1 = \&B[g]
add $t1, $s7, $t1
1 W
     $s0, 0($t0)
                     \# f = A[f]
addi $t2, $t0, 4
     $t0, 0($t2)
1 W
add $t0, $t0, $s0
     $t0, 0($t1)
SW
```






B[8] = A[i] + A[j];


2.8 [10] <§\$2.2, 2.3> Translate the following MIPS code to C. Assume that the variables f, g, h, i, and j are assigned to registers \$s0, \$s1, \$s2, \$s3, and \$s4, respectively. Assume that the base address of the arrays A and B are in registers \$s6 and \$s7, respectively.


addi \$t0, \$s6, 4 add \$t1, \$s6, \$0 sw \$t1, 0(\$t0) lw \$t0, 0(\$t0) add \$s0, \$t1, \$t0 2.9 [20] <§§2.3, 2.5> For each MIPS instruction in Exercise 2.8, show the value of the opcode (op), source register (rs) and funct field, and destination register (rd) fields. For the I-type instructions, show the value of the immediate field, and for the R-type instructions, show the value of the second source register (rt).





2.10.4 [5] <\\$2.4>\ls the result in \\$t0 the desired result, or has there been overflow?
2.10.5 [5] <\\$2.4> For the contents of registers \$s0 and \$s1 as specified above, what is the value of \$t0 for the following assembly code? add \$t0, \$s0, \$s1
add \$t0, \$t0, \$s0

2.10.6 [5] <\\$2.4> Is the result in \\$t0 the desired result, or has there been overflow?
2.11 Assume that \$s0 holds the value 128 ten.













2.16.1 [5] <§2.5> How would this affect the size ofceach of the bit fields in the R-type instructions?
2.16.2 [5] <§2.5> How would this affect the size of each of the bit fields in the I-type instructions?
2.16.2 [5] < $$2.5$ > How would this affect the size of each of the bit fields in the I-type instructions?
2.16.2 [5] <§2.5> How would this affect the size of each of the bit fields in the I-type instructions?
2.16.2 [5] <\\$2.5> How would this affect the size of each of the bit fields in the I-type instructions?
2.16.2 [5] <§2.5> How would this affect the size of each of the bit fields in the I-type instructions?











2.22 Suppose the program counter (PC) is set to 0x20000000. 2.22.1 [5] <\\$2.10>What range of addresses can be reached using the MIPS jump-and-link (jai) instruction? (In other words, what is the set of possible values for the PC after the jump instruction.)
instruction? (In other words, what is the set of possible values for the PC after the jump instruction executes?)
2.22.2 [5] <\\$2.10> What range of addresses can be reached using the MIPS branch if equal (beq)
instruction? (In other words, what is the set of possible values for the PC after the branch instruction executes?)


2.23 Consider a proposed new instruction named rpt. This instruction combines a loop's condition check and counter decrement into a single instruction. For example, rpt \$s0, loop would do the following: if (x29 > 0) { x29 = x29 - 1;

goto loop

2.23.1 [5] < $\S2.7$, 2.10> If this instruction were to be implemented in the MIPS instruction set, what is the most appropriate instruction format? 2.23.2 [5] < $\S2.7$ > What is the shortest sequence of MIPS instructions that performs the same operation?








2.28 [10] <\\$2.7> Rewrite the loop from Exercise 2.27 reduce the number of MIPS instructions executed. Hint: Notice that variable i is used only for loop control.

2.29 [30] <\$2.8> Implement the following C code in MIPS assembly. Hint: Remember that the stack pointer must remain aligned on a multiple of 16.

```
int fib(int n){
    if (n==0)
        return 0;
    else if (n == 1)
        return 1;
    else
        return fib(n-1) + fib(n-2);
}
```




int f(int a, int b, int c, int d){
return func(func(a,b),c + d);
}


 $2.32\ 2.32\ [5] < 2.8 > Can$ we use the tail-call optimization in this function? If no, explain why not. If yes, what is the difference in the number of executed instructions in f with and without the optimization?

2.33 [5] <\\$2.8> Right before your function f from Exercise 2.31 returns, what do we know about contents of registers \$t5, \$s3, \$ra, and \$sp? Keep in mind that we know what the entire function f looks like, but for function func we only know its declaration.

2.34 [30] <§2.9> Write a program in MIPS assembly language to convert an ASCII number string containing positive and negative integer decimal strings, to an integer. Your program should expect register \$a0 to hold the address of a null-terminated string containing some combination of the digits 0 through 9. Your program should compute the integer value equivalent to this string of digits, then place the number in register \$v0. If a non-digit character appears anywhere in the string, your program should stop with the value –1 in register \$v0. For example, if register \$t0 points to a sequence of three bytes 50ten, 52ten, 0ten (the null-terminated string "24"), then when the program stops, register \$v0 should contain the value 24ten. The RISC-V mul instruction takes two registers as input. There is no "muli" instruction. Thus, just store the constant 10 in a register


2.35 [5] <\\$2.9> For the following code: Ibu \\$t0, 0(\\$t1) sw \\$t0, 0(\\$t2) Assume that the register \\$t1 contains the address 0x10000000 and the data at address is 0x11223344.
2.35.1 [5] <§2.3, 2.9> What value is stored in 0x10000004 on a big-endian machine?
2.35.2 [5] <§2.3, 2.9> What value is stored in 0x10000004 on a little-endian machine?





2.39.2 [5] <§§1.6, 2.13> Suppose that we find a way to double the performance of arithmetic instructions. What is the overall speedup of our machine? What if we find a way to improve the performance of arithmetic instructions by 10 times?
2.40 Assume that for a given program 70% of the executed instructions are arithmetic, 10% are load/store, and 20% are branch.







2.42 [10] <\\$2.21> Suppose the MIPS ISA included a scaled offset addressing mode similar to the ×86 one described in Section 2.19 (Figure 2.35). Describe how you would use scaled offset loads to further reduce the number of assembly instructions needed to implement the C code given in Exercise 2.7.


Chapter 3
3.1 [5] <§3.2> What is 5ED4 2 07A4 when these values represent unsigned 16-bit hexadecimal numbers? The result should be written in hexadecimal. Show your work.
3.2 [5] <\\$3.2> What is 5ED4 2 07A4 when these values\ represent signed 16-bit hexadecimal numbers stored in sign-magnitude format? The result should be written in hexadecimal. Show your work.








































3.28 [20] <§3.5> The Hewlett-Packard 2114, 2115, and 2116 used a format with the leftmost 16 bits being the fraction stored in two's complement format, followed by another 16-bit field which had the leftmost 8 bits as an extension of the fraction (making the fraction 24 bits long), and the rightmost 8 bits representing the exponent. However, in an interesting twist, the exponent was stored in sign-magnitude format with the sign bit on the far right! Write down the bit pattern to represent $-1.5625 \times 10-1$ assuming this format. No hidden 1 is used. Comment on how the range and accuracy of this 32-bit pattern compares to the single precision IEEE 754 standard.













 $3.39 \ [30] < \$3.9 >$ Calculate $(1.666015625 \times 100 \times 1.9760 \times 104) + (1.666015625 \times 100 \times -1.9744 \times 104)$ by hand, assuming each of the values are stored in the 16-bit half precision format described in Exercise 3.27 (and also described in the text). Assume 1 guard, 1 round bit, and 1 sticky bit, and round to the nearest even. Show all the steps, and write your answer in both the 16-bit floating point format and in decimal.

3.40 [10] < \$3.9 > Based on your answers to 3.38 and 3.39, does (1.666015625 × 100 × 1.9760 × 104) + (1.666015625 × 100 × -1.9744 × 104) = 1.666015625 × 100 × (1.9760 × 104 + -1.9744 × 104)?





3.46 [20] < \$3.5 > Write down the bit pattern assuming that we are using base 30 numbers in the fraction of value 1/3 instead of base 2. (Base 16 numbers use the symbols 0–9 and A–F. Base 30 numbers would use 0–9 and A–T.) Assume there are 20 bits, and you do not need to normalize. Is this representation exact?

3.47 [45] <\\$3.6, 3.7> The following C code implements a four-tap FIR filter on input array sig_in. Assume that all arrays are 16-bit fixed-point values.

```
for (i = 3;i < 128;i++)
sig_out[i] = sig_in[i-3] * f[0] + sig_in[i-2] * f[1] +
sig_in[i-1] * f[2] + sig_in[i] * f[3];
```

Assume you are to write an optimized implementation of this code in assembly language on a processor that has SIMD instructions and 128-bit registers. Without knowing the details of the instruction set, briefly describe how you would implement this code, maximizing the use of sub-word operations and minimizing the amount of data that is transferred between registers and memory. State all your assumptions about the instructions you use.