

Mini-Project Report:

ASM-FSM Implementing Algorithms in Hardware

exercise 1:





Figure 1: ASM chart for a bit counting circuit.

Here is testbench for exercise 1:



ModelSim - INTEL FPGA STARTER EDITION 10.5b

File Edit View Compile Simulate Add Objects Tools Layout Bookmarks Window Help

ColumnLayout: Default

sim - Default

Instance	Design unit	Design unit type	Top Category	Visibility
test_bench_ASM	test_bench...	Module	DU Instance	+acc=...
u0	ASM_counter	Module	DU Instance	+acc=...
#INITIAL#9	test_bench...	Process	-	+acc=...
#ALWAYS#12	test_bench...	Process	-	+acc=...
#INITIAL#16	test_bench...	Process	-	+acc=...
#vsim_capacity#		Capacity	Statistics	+acc=...

Objects

Name	Value	Kind	Mode
inA	xxxx...	Pack...	Internal
clk	x	Regi...	Internal
rs	x	Regi...	Internal
s	x	Regi...	Internal
out	xxxx	Net	Internal

Processes (Active)

Name	Type (filtered)	State	Order	Parent Path
#INITIAL#9	Initial	Ready	6	/test_bench_...
#ALWAYS#12	Always	Ready	7	/test_bench_...
#INITIAL#16	Initial	Ready	8	/test_bench_...

Capacity

Type/Object	Count	Current Memory	Peak Memory	Peak Time	File	Line
Classes	0	3.6K	3.6K	Ops ...E>	0	
Module instances	2	144B		...	0	
System task instan...	1	344B		...	0	
Verilog Ports	6	376B		...	0	
Continuous assign...	5	544B		...	0	
Initial	2	304B		...	0	
Always	4	624B		...	0	
Nets	14	1.2K		...	0	
Parameters	3	108B		...	0	
Registers	9	72B		...	0	

Transcript

```
VSim -t lps -l altera_ver -l lpm_ver -l sgate_ver -l altera_mr_ver -l altera_insim_ver -l cycloneiv_hssi_ver -l cycloneiv_pcie_hip_ver -l cycloneiv_ver -l rti_work -l work -voptargs="+acc" test_bench_ASM
# Start time: 16:27:00 on Sep 10, 2020
# Loading work.test_bench_ASM
# Loading work.ASM_counter
#
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# s=x, inA=XXXXXXXXXX, rs=x, out=XXXX
# s=x, inA=XXXXXXXXXX, rs=x, out=0000
# s=x, inA=XXXXXXXXXX, rs=1, out=0000
# s=x, inA=XXXXXXXXXX, rs=0, out=0000
# s=0, inA=10101111, rs=0, out=0000
# s=1, inA=10101111, rs=0, out=0000
# s=0, inA=10101111, rs=0, out=0000
# s=0, inA=10101111, rs=0, out=0110
# s=0, inA=11101111, rs=0, out=0110
# s=0, inA=11101111, rs=0, out=0000
# s=1, inA=11101111, rs=0, out=0000
# s=1, inA=11101111, rs=0, out=0111
```

Now: 126,487,050 ps Delta: 1

sim:/test_bench_ASM

