

STEPPER MOTOR CONTROLLER IC

Check for Samples: DRV8811

FEATURES

- Pulse Width Modulation (PWM) Microstepping Motor Driver
 - Built-In Microstepping Indexer
 - Up to 2.5-A Current Per Winding
 - Three-Bit Winding Current Control Allows up to Eight Current Levels
 - Low MOSFET On-Resistance
- 8-V to 38-V Operating Supply Voltage Range
- Thermally Enhanced Surface Mount Package

APPLICATIONS

- Printers
- Scanners
- Office Automation Machines
- Gaming Machines
- Factory Automation
- Robotics

DESCRIPTION/ORDERING INFORMATION

The DRV8811 provides an integrated stepper motor driver solution for printers, scanners, and other automated equipment applications. The device has two H-bridge drivers, as well as microstepping indexer logic to control a stepper motor.

The output driver block for each consists of N-channel power MOSFETs configured as full H-bridges to drive the motor windings.

A simple step/direction interface allows easy interfacing to controller circuits. Pins allow configuration of the motor in full-step, half-step, quarter-step, or eighth-step modes. Decay mode and PWM off time are programmable.

Internal shutdown functions are provided for over current protection, short circuit protection, under-voltage lockout and overtemperature.

The DRV8811 is packaged in a PowerPAD™ 28-pin HTSSOP package with thermal pad (Eco-friendly: RoHS and no Sb/Br).

ORDERING INFORMATION(1)

| T _A | PACKAGE ⁽²⁾ | | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|------------------------------|--------------|-----------------------|------------------|
| -40°C to 85°C | Danier DADIM (LITCCOD) DIA/D | Reel of 2000 | DRV8811PWPR | DD\/0044 |
| | PowerPAD™ (HTSSOP) – PWP | Tube of 50 | DRV8811PWP | DRV8811 |

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.



FUNCTIONAL BLOCK DIAGRAM






TERMINAL FUNCTIONS

| NAME | NO. | I/O ⁽¹⁾ | DESCRIPTION | EXTERNAL COMPONENTS OR CONNECTIONS | | | | | | |
|---------|-------|--------------------|---------------------------------------|---|--|--|--|--|--|--|
| | | | | ND GROUND | | | | | | |
| GND | 7, 21 | _ | Device ground | | | | | | | |
| VMA | 28 | - | Bridge A power supply | Connect to motor supply (8 V to 38 V). Both pins must be connected to same supply. | | | | | | |
| VMB | 15 | - | Bridge B power supply | Connect to motor supply (8 V to 38 V). Both pins must be connected to same supply. | | | | | | |
| VCC | 10 | - | Logic supply voltage | Connect to 3-V to 5-V logic supply. Bypass to GND with a 0.1-μF ceramic capacitor | | | | | | |
| CP1 | 23 | Ю | Charge pump flying capacitor | Connect a 0.22-μF capacitor between CP1 and CP2 | | | | | | |
| CP2 | 24 | Ю | Charge pump flying capacitor | Connect a 0.22-μF capacitor between CP1 and CP2 | | | | | | |
| VCP | 22 | Ю | High-side gate drive voltage | Connect a 0.22-μF ceramic capacitor to V _M | | | | | | |
| VGD | 20 | Ю | Low-side gate drive voltage | Bypass to GND with a 0.22-μF ceramic capacitor | | | | | | |
| | | | CON | ITROL | | | | | | |
| ENABLEn | 26 | I | Enable input | Logic high to disable device outputs, logic low to enable outputs | | | | | | |
| SLEEPn | 27 | I | Sleep mode input | Logic high to enable device, logic low to enter low-power sleep mode | | | | | | |
| DECAY | 5 | I | Decay mode select | Voltage applied sets decay mode - see motor driver description for details. Bypass to GND with a 0.1-μF ceramic capacitor | | | | | | |
| STEP | 19 | I | Step input | Rising edge causes the indexer to move one step | | | | | | |
| DIR | 3 | I | Direction input | Level sets the direction of stepping | | | | | | |
| USM0 | 13 | I | Microstep mode 0 | USM0 and USM1 set the step mode - full step, half step, quarter step, or eight microsteps/step | | | | | | |
| USM1 | 12 | I | Microstep mode 1 | USM0 and USM1 set the step mode - full step, half step, quarter step, or eight microsteps/step | | | | | | |
| RESETn | 17 | I | Reset input | Active-low reset input initializes the indexer logic and disables the H-bridge outputs | | | | | | |
| SRn | 16 | I | Sync. Rect. enable input | When active low, synchronous rectification is enabled | | | | | | |
| VREF | 8 | I | Current set reference input | Reference voltage for winding current set | | | | | | |
| RCA | 6 | I | Bridge A blanking and off time adjust | Connect a parallel resistor and capacitor to GND - see motor driver description for details | | | | | | |
| RCB | 9 | I | Bridge B blanking and off time adjust | Connect a parallel resistor and capacitor to GND - see motor driver description for details | | | | | | |
| ISENA | 1 | - | Bridge A ground / Isense | Connect to current sense resistor for bridge A | | | | | | |
| ISENB | 14 | - | Bridge B ground / Isense | Connect to current sense resistor for bridge B | | | | | | |
| | | | OUT | PUTS | | | | | | |
| AOUT1 | 4 | 0 | Bridge A output 1 | Connect to bipolar stepper motor winding A | | | | | | |
| AOUT2 | 25 | 0 | Bridge A output 2 | Positive current is AOUT1 → AOUT2 | | | | | | |
| BOUT1 | 11 | 0 | Bridge B output 1 | Connect to bipolar stepper motor winding B | | | | | | |
| BOUT2 | 18 | 0 | Bridge B output 2 | Positive current is BOUT1 → BOUT2 | | | | | | |
| HOMEn | 2 | 0 | Home position | Logic low when at home state of step table, logic high at other states | | | | | | |

⁽¹⁾ Directions: I = input, O = output, OZ = 3-state output, OD = open-drain output, IO = input/output



PWP (HTSSOP) PACKAGE



ABSOLUTE MAXIMUM RATINGS(1) (2) (3)

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|----------------------|--|----|-------------|------------|-------|
| V_{MX} | Power supply voltage range | | -0.3 | 40 | V |
| V _{CC} | Power supply voltage range | | -0.3 | 7 | V |
| | Digital pin voltage range | | -0.5 | V_{CC} | V |
| V_{REF} | Input voltage range | | -0.3 V | V_{CC} | V |
| | ISENSEx pin voltage range | | -0.3 | 0.5 | V |
| I _{O(peak)} | Peak motor drive output current, t < 1 μs | | | 6 | Α |
| Io | Continuous motor drive output current | | | ±2.5 | Α |
| P_D | Continuous total power dissipation | Se | e Dissipati | on Ratings | Table |
| T_J | Operating virtual junction temperature range | | -40 | 150 | °C |
| T _A | Operating ambient temperature range | | -40 | 85 | °C |
| T _{stg} | Storage temperature range | | -60 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS

| BOARD | PACKAGE | R _{θ JA} | DERATING FACTOR ABOVE T _A = 25°C | T _A < 25°C | T _A = 70°C | T _A = 85°C |
|-----------------------|---------|-------------------|---|-----------------------|-----------------------|-----------------------|
| Low-K ⁽¹⁾ | PWP | 67.5 °C/W | 14.8 mW/°C | 1.85 W | 1.18 W | 0.96 W |
| Low-K ⁽²⁾ | PWP | 39.5 °C/W | 25.3 mW/°C | 3.16 W | 2.02 W | 1.64 W |
| High-K ⁽³⁾ | PWP | 33.5 °C/W | 29.8 mW/°C | 3.73 W | 2.38 W | 1.94 W |
| High-K ⁽⁴⁾ | PWP | 28 °C/W | 35.7 mW/°C | 4.46 W | 2.85 W | 2.32 W |

- (1) The JEDEC Low-K board used to derive this data was a 76 mm x 114 mm, 2-layer, 1.6 mm thick PCB with no backside copper.
- (2) The JEDEC Low-K board used to derive this data was a 76 mm x 114 mm, 2-layer, 1.6 mm thick PCB with 25 cm² 2-oz copper on backside.
- (3) The JEDEC High-K board used to derive this data was a 76 mm x 114 mm, 4-layer, 1.6 mm thick PCB with no backside copper and solid 1 oz. internal ground plane.
- (4) The JEDEC High-K board used to derive this data was a 76 mm x 114 mm, 4-layer, 1.6 mm thick PCB with 25 cm² 1-oz copper on backside and solid 1 oz. internal ground plane.

Submit Documentation Feedback

Copyright © 2008–2010, Texas Instruments Incorporated

⁽²⁾ All voltage values are with respect to network ground terminal.

⁽³⁾ Power dissipation and thermal limits must be observed.



RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM MAX | UNIT |
|-----------|---|-----|-----------------|------|
| V_{M} | Motor power supply voltage range ⁽¹⁾ | 8 | 38 | V |
| V_{CC} | Logic power supply voltage range | 3 | 5.5 | V |
| V_{REF} | VREF input voltage | | V _{cc} | V |

⁽¹⁾ All V_M pins must be connected to the same supply voltage.

Submit Documentation Feedback



ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|--|---|-----------------------|---------------|-----------------------|------|
| Power S | Supplies | 1 | <u> </u> | | | |
| I _{VM} | V _M operating supply current | V _M = 35 V, f _{PWM} < 50 KHz | | 4.5 | 8 | mA |
| I _{VCC} | V _{CC} operating supply current | f _{PWM} < 50 KHz | | 0.4 | 4 | mA |
| I _{VMQ} | V _M sleep mode supply current | V _M = 35 V | | 12 | 20 | μА |
| I _{VCCQ} | V _{CC} sleep mode supply current | | | 5 | 20 | μΑ |
| | V _M undervoltage lockout voltage | V _M rising | | 6.7 | 8 | |
| V_{UVLO} | V _{CC} undervoltage lockout voltage | V _{CC} rising | | 2.71 | 2.95 | V |
| VREF In | nput/Current Control Accuracy | | <u>'</u> | | | |
| I _{REF} | VREF input current | VREF = 3.3 V | -3 | | 3 | μА |
| | Observation and a second | VREF = 2.0 V, 70% to 100% current | -5 | | 5 | % |
| ΔI _{CHOP} | Chopping current accuracy | VREF = 2.0 V, 20% to 56% current | -10 | | 10 | % |
| Logic-L | evel Inputs | | <u>'</u> | | | |
| V _{IL} | Input low voltage | | | | 0.3 × V _{CC} | V |
| V _{IH} | Input high voltage | | 0.7 × V _{CC} | | | V |
| I _{IL} | Input low current | $VIN = 0.3 \times V_{CC}$ | -20 | | 20 | μΑ |
| I _{IH} | Input high current | $VIN = 0.3 \times V_{CC}$ | -20 | | 20 | μΑ |
| HOMEn | Output | | | | | |
| V _{OL} | Output low voltage | I _O = 200 μA | | | 0.3 × VCC | V |
| V _{OH} | Output high voltage | $I_{O} = -200 \mu A$ | 0.7 × VCC | | | V |
| Decay I | nput | | <u>'</u> | | | |
| V _{IL} | Input low threshold voltage | For fast decay mode | | 0.21 x VCC | | V |
| V _{IH} | Input high threshold voltage | For slow decay mode | | 0.6 × VCC | | V |
| H-Bridg | je FETS | | | | | |
| 1 | | $V_{M} = 24 \text{ V}, I_{O} = 2.5 \text{ A}, T_{J} = 25^{\circ}\text{C}$ | | 0.50 | | _ |
| R _{ds(on)} | HS FET on resistance | $V_M = 24 \text{ V}, I_O = 2.5 \text{ A}, T_J = 85^{\circ}\text{C}$ | | 0.60 | 0.75 | Ω |
| 1 | LO FFT an anxiotance | V _M = 24 V, I _O = 2.5 A, T _J = 25°C | | 0.50 | | 0 |
| R _{ds(on)} | LS FET on resistance | $V_M = 24 \text{ V}, I_O = 2.5 \text{ A}, T_J = 85^{\circ}\text{C}$ | | 0.60 | 0.75 | Ω |
| I _{OFF} | | | -20 | | 20 | μΑ |
| Motor D | Priver | | | | | |
| t _{OFF} | Off time | $Rx = 56 k\Omega, Cx = 680 pF$ | 30 | 38 | 46 | μS |
| t _{BLANK} | Current sense blanking time | $Rx = 56 \text{ k}\Omega$, $Cx = 680 \text{ pF}$ | 700 | 950 | 1200 | ns |
| t _{DT} | Dead time ⁽¹⁾ | SRn = 0 | 100 | 475 | 800 | ns |
| Protecti | ion Circuits | | | | | |
| I _{OCP} | Overcurrent protection trip level | | 2.5 | 4.5 | 6.5 | Α |
| t _{TSD} | Thermal shutdown temperature ⁽¹⁾ | Die temperature | 150 | 160 | 180 | °C |

⁽¹⁾ Not tested in production - guaranteed by design.


Submit Documentation Feedback



TIMING REQUIREMENTS

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | MIN | MAX | UNIT |
|-----------------------|--------------------------------------|-----|-----|------|
| f _{STEP} | Step frequency | | 500 | kHz |
| t _{WH(STEP)} | Pulse duration, STEP high | 1 | | μS |
| t _{WL(STEP)} | Pulse duration, STEP low | 1 | | μS |
| t _{SU(STEP)} | Setup time, command to STEP rising | 200 | | ns |
| t _{H(STEP)} | Hold time, command to STEP rising | 200 | | ns |
| t _{WAKE} | Wakeup time, SLEEPn inactive to STEP | 1 | | ms |





FUNCTIONAL DESCRIPTION

PWM H-Bridge Drivers

DRV8811 contains two H-bridge motor drivers with current-control PWM circuitry, and a microstepping indexer. A block diagram of the motor control circuitry is shown below.




Figure 1. Block Diagram



Current Regulation

The PWM chopping current is set by a comparator, which compares the voltage across a current sense resistor, multiplied by a factor of 8, with a reference voltage. The reference voltage is input from the VREF pin. The full-scale (100%) chopping current is calculated as follows:

$$I_{CHOP} = \frac{V_{REFX}}{8 \cdot R_{ISENSE}}$$
 (1)

Example:

If a $0.22-\Omega$ sense resistor is used and the VREFx pin is 3.3 V, the full-scale (100%) chopping current is 3.3 V/(8 * 0.22 Ω) = 1.875 A.

The reference voltage is also scaled by an internal DAC that allows torque control for fractional stepping of a bipolar stepper motor, as described in the "Microstepping Indexer" section below.

When a winding is activated, the current through it rises until it reaches the chopping current threshold described above, then the current is switched off for a fixed off time. The off time is determined by the values of a resistor and capacitor connected to the RCA (for bridge A) and RCB (for bridge B) pins. The off time is approximated by:

$$t_{\rm OFF} = R \bullet C \tag{2}$$

To avoid falsely tripping on transient currents when the winding is first activated, a blanking period is used immediately after turning on the FETs, during which the state of the current sense comparator is ignored. The blanking time is determined by the value of the capacitor connected to the RCx pin and is approximated by:

$$t_{BLANK} = 1400 \bullet C \tag{3}$$

Decay Mode

During PWM current chopping, the H-bridge is enabled to drive through the motor winding until the PWM current chopping threshold is reached. This is shown in Figure 2, Item 1. The current flow direction shown indicates positive current flow in the step table below.

Once the chopping current threshold is reached, the H-bridge can operate in two different states, fast decay or slow decay.

In fast decay mode, once the PWM chopping current level has been reached, the H-bridge reverses state to allow winding current to flow in a reverse direction. If synchronous rectification is enabled (SRn pin logic low), the opposite FETs are turned on; as the winding current approaches zero, the bridge is disabled to prevent any reverse current flow. If SRn is high, current is recirculated through the body diodes, or through external Schottky diodes. Fast-decay mode is shown in Figure 2, Item 2.

In slow-decay mode, winding current is re-circulated by enabling both of the low-side FETs in the bridge. This is shown in Figure 2, Item 3.

Copyright © 2008-2010, Texas Instruments Incorporated Submit Documentation Feedback






Figure 2. Decay Mode

The DRV8811 also supports a mixed decay mode. Mixed decay mode begins as fast decay, but after a period of time switches to slow decay mode for the remainder of the fixed off time.

Fast and mixed decay modes are only active if the current through the winding is decreasing; if the current is increasing, then slow decay is always used.

Which decay mode is used is selected by the voltage on the DECAY pin. If the voltage is greater than 0.6 x V_{CC} , slow decay mode is always used. If DECAY is less than 0.21 x V_{CC} , the device operates in fast decay mode when the current through the winding is decreasing. If the voltage is between these levels, mixed decay mode is enabled.

In mixed decay mode, the voltage on the DECAY pin sets the point in the cycle that the change to slow decay mode occurs. This time can be approximated by:

$$t_{FD} = R \bullet C \bullet In \left(\frac{0.6 \bullet V_{CC}}{V_{DECAY}} \right)$$
(4)

Operation of the blanking, fixed off time, and mixed decay mode is illustrated in Figure 3.






Figure 3. PWM

Microstepping Indexer

Built-in indexer logic in the DRV8811 allows a number of different stepping configurations. The USM1 and USM0 pins are used to configure the stepping format as shown in the table below:

| USM1 | USM0 | STEP MODE |
|------|------|----------------------------------|
| 0 | 0 | Full step (2-phase excitation) |
| 0 | 1 | 1/2 step (1-2 phase excitation) |
| 1 | 0 | 1/4 step (W1-2 phase excitation) |
| 1 | 1 | Eight microsteps/steps |

The following table shows the relative current and step directions for different settings of USM1 and USM0. At each rising edge of the STEP input, the indexer travels to the next state in the table. The direction is shown with the DIR pin high; if the DIR pin is low the sequence is reversed. Positive current is defined as xOUT1 = positive with respect to xOUT2.

Note that the home state is 45 degrees. This state is entered at power-up or device reset. The HOMEn output pin is driven low in this state. In all other states it is driven logic high.



| FULL STEP USM = 00 | 1/2 STEP USM = 01 | 1/4 STEP USM = 10 | 1/8 STEP USM = 11 | AOUTX CURRENT (% FULL-SCALE) | BOUTX CURRENT (% FULL-SCALE) | STEP ANGLE (DEGREES) |
|-----------------------|----------------------|----------------------|----------------------|------------------------------------|------------------------------------|-------------------------|
| | 1 | 1 | 1 | 100 | 0 | 0 |
| | | | 2 | 98 | 20 | 11.325 |
| | | 2 | 3 | 92 | 38 | 22.5 |
| | | | 4 | 83 | 56 | 33.75 |
| 1 | 2 | 3 | 5 | 71 | 71 | 45 (home state) |
| | | | 6 | 56 | 83 | 56.25 |
| | | 4 | 7 | 38 | 92 | 67.5 |
| | | | 8 | 20 | 98 | 78.75 |
| | 3 | 5 | 9 | 0 | 100 | 90 |
| | | | 10 | -20 | 98 | 101.25 |
| | | 6 | 11 | -38 | 92 | 112.5 |
| | | | 12 | – 56 | 83 | 123.75 |
| 2 | 4 | 7 | 13 | -71 | 71 | 135 |
| | | | 14 | -83 | 56 | 146.25 |
| | | 8 | 15 | -92 | 38 | 157.5 |
| | | | 16 | -98 | 20 | 168.75 |
| | 5 | 9 | 17 | -100 | 0 | 180 |
| | | | 18 | -98 | -20 | 191.25 |
| | | 10 | 19 | -92 | -38 | 202.5 |
| | | | 20 | -83 | – 56 | 213.75 |
| 3 | 6 | 11 | 21 | -71 | - 71 | 225 |
| | | | 22 | – 56 | -83 | 236.25 |
| | | 12 | 23 | -38 | - 92 | 247.5 |
| | | | 24 | -20 | -98 | 258.75 |
| | 7 | 13 | 25 | 0 | -100 | 270 |
| | | | 26 | 20 | – 98 | 281.25 |
| | | 14 | 27 | 38 | - 92 | 292.5 |
| | | | 28 | 56 | -83 | 303.75 |
| 4 | 8 | 15 | 29 | 71 | - 71 | 315 |
| | | | 30 | 83 | - 56 | 326.25 |
| | | 16 | 31 | 92 | -38 | 337.5 |
| | | | 32 | 98 | -20 | 348.75 |

RESETn, ENABLEn and SLEEPn Operation

The RESETn pin, when driven active low, resets the step table to the home position. It also disables the H-bridge drivers. The STEP input is ignored while RESETn is active.

The ENABLEn pin is used to control the output drivers. When ENABLEn is low, the output H-bridges are enabled. When ENABLEn is high, the H-bridges are disabled and the outputs are in a high-impedance state.

Note that when ENABLEn is high, the input pins and control logic, including the indexer (STEP and DIR pins) are still functional.

The SLEEPn pin is used to put the device into a low power state. If SLEEPn is low, the H-bridges are disabled, the gate drive charge pump is stopped, and all internal clocks are stopped. In this state all inputs are ignored until the SLEEPn pin returns high.



Protection Circuits

Overcurrent Protection (OCP)

If the current through any FET exceeds the preset overcurrent threshold, all FETs in the H-bridge will be disabled until the ENABLEn pin has been brought inactive high and then back low, or power is removed and re-applied. Overcurrent conditions are sensed in both directions; i.e., a short to ground, supply, or across the motor winding will all result in an overcurrent shutdown.

Note that overcurrent protection does not use the current sense circuitry used for PWM current control and is independent of the Isense resistor value or VREF voltage.

Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all drivers in the device are shut down and the indexer is reset to the home state. Once the die temperature has fallen to a safe level operation resumes.

Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pins falls below the undervoltage lockout threshold voltage, all circuitry in the device is disabled and the indexer is reset to the home state. Operation resumes when VM rises above the UVLO threshold.

Submit Documentation Feedback

Product Folder Link(s): DRV8811



THERMAL INFORMATION

Thermal Protection

The DRV8811 has thermal shutdown (TSD) as described above. If the die temperature exceeds approximately 150°C, the device will be disabled until the temperature drops to a safe level.

Any tendency of the device to enter thermal shutdown is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

Power Dissipation

Power dissipation in the DRV8811 is dominated by the power dissipated in the output FET resistance, or $R_{DS(ON)}$. Average power dissipation when running a stepper motor can be roughly estimated by:

$$P_{TOT} = 4 \bullet R_{DS(ON)} \bullet (I_{OUT(RMS)})^2$$
(5)

where P_{TOT} is the total power dissipation, $R_{DS(ON)}$ is the resistance of each FET, and $I_{OUT(RMS)}$ is the RMS output current being applied to each winding. $I_{OUT(RMS)}$ is equal to the approximately 0.7x the full-scale output current setting. The factor of 4 comes from the fact that there are two motor windings, and at any instant two FETs are conducting winding current for each winding (one high-side and one low-side).

The maximum amount of power that can be dissipated in the DRV8811 is dependent on ambient temperature and heatsinking. Figure 4 and Figure 5 show how the maximum allowable power dissipation varies according to temperature and PCB construction. Figure 4 shows data for a JEDEC low-K board, 2-layers with 2-oz. copper, 76 mm x 114 mm x 1.6 mm thick, with either no backside copper or a 24 cm² copper area on the backside. Similarly, Figure 5 shows data for a JEDEC high-K board, 4 layers with 1-oz. copper, 76 mm x 114 mm x 1.6 mm thick, and a solid internal ground plane. In this case, the PowerPAD™ is tied to the ground plane using thermal vias, and no additional outer layer copper.

Note that $R_{DS(ON)}$ increases with temperature, so as the device heats, the power dissipation increases. This must be taken into consideration when sizing the heatsink. Refer to Figure 6.

Heatsinking

The PowerPAD™ package uses an exposed pad to remove heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, this can be accomplished by adding a number of vias to connect the thermal pad to the ground plane. On PCBs without internal planes, copper area can be added on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

For details about how to design the PCB, refer to TI Application Report SLMA002, " PowerPAD™ Thermally Enhanced Package" and TI Application Brief SLMA004, " PowerPAD™ Made Easy", available at www.ti.com.

In general, the more copper area that can be provided, the more power can be dissipated. Figure 7 shows thermal resistance vs. copper plane area for a single-sided PCB with 2-oz. copper heatsink area. It can be seen that the heatsink effectiveness increases rapidly to about 20 cm², then levels off somewhat for larger areas.

Submit Documentation Feedback






Figure 4.

TYPICAL R_{DS(ON)}
vs

TEMPERATURE




Figure 6.




Figure 5.
THERMAL RESISTANCE
vs
COPPER AREA




Figure 7.

PACKAGE OPTION ADDENDUM

www.ti.com 14-May-2010

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins F | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|------------|-----------------|--------------------|--------|----------------|---------------------------|------------------|------------------------------|
| DRV8811PWP | ACTIVE | HTSSOP | PWP | 28 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |
| DRV8811PWPR | ACTIVE | HTSSOP | PWP | 28 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Jul-2010

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| DRV8811PWPR | HTSSOP | PWP | 28 | 2000 | 330.0 | 16.4 | 6.9 | 10.2 | 1.8 | 12.0 | 16.0 | Q1 |

PACKAGE MATERIALS INFORMATION


www.ti.com 20-Jul-2010



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| DRV8811PWPR | HTSSOP | PWP | 28 | 2000 | 346.0 | 346.0 | 33.0 |

PWP (R-PDSO-G**) PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE 20 PIN SHOWN



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




PWP (R-PDSO-G28) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD $^{\text{TM}}$ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-27/V 04/11

NOTE: A. All linear dimensions are in millimeters


🛕 Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



PWP (R-PDSO-G28)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets.
- E. For specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | | |
|-----------------------------|------------------------|----------------------------------|-----------------------------------|--|
| Audio | www.ti.com/audio | Communications and Telecom | www.ti.com/communications | |
| Amplifiers | amplifier.ti.com | Computers and Peripherals | www.ti.com/computers | |
| Data Converters | dataconverter.ti.com | Consumer Electronics | www.ti.com/consumer-apps | |
| DLP® Products | www.dlp.com | Energy and Lighting | www.ti.com/energy | |
| DSP | dsp.ti.com | Industrial | www.ti.com/industrial | |
| Clocks and Timers | www.ti.com/clocks | Medical | www.ti.com/medical | |
| Interface | interface.ti.com | Security | www.ti.com/security | |
| Logic | logic.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense | |
| Power Mgmt | power.ti.com | Transportation and Automotive | www.ti.com/automotive | |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video | |
| RFID | www.ti-rfid.com | Wireless | www.ti.com/wireless-apps | |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf | | | |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com

TI E2E Community Home Page