Help Center

Caches and Virtual Memory

Assigned Wednesday, August 6, 2014

Suggested Completion Date Wednesday, August 13, 2014

Introduction

The purpose of written homework assignments is to get you thinking about the topics being covered in lecture and in readings in the textbook which are not represented in the hands-on, programming lab assignments. These written assignments also better prepare you for course examinations. It is worth noting that the book contains many practice problems similar to the problems we ask on these written assignments. The solutions for those practice problems are located at the end of each chapter and should give you a feel for the kind of answers we expect you to turn in for these kind of assignments.

Logistics

These written homeworks will not turned in for credit like the programming lab assignments. There also won't be solutions provided, but the forums are open to all discussion about the homework. We encourage you to complete the homework to the best of your ability and then discuss your findings/questions with your peers on the forums.

Questions

Answer the following problems:

Homework Problem 6.37 (pg 636)
 This problem tests your ability to predict the cache behavior of C code. You are given the following code to analyze:

```
1  int x[2][128];
2  int i;
3  int sum = 0;
4
5  for (i = 0; i < 128; i++) {
6    sum += x[0][i] * x[1][i];
7  }</pre>
```

Assume we execute this under the following conditions:

```
o sizeof(int) = 4
```

- Array x begins at memory address 0x0 and is stored in row-major order.
- In each case below, the cache is initially empty.
- The only memory accesses are to the entries of the array x

Given these assumptions, estimate the miss rates for the following cases:

- A. Case 1: Assume the cache is 512 bytes, direct-mapped, with 16-byte cache blocks. What is the miss rate?
- B. Case 2: What is the miss rate if we double the cache size to 1024 bytes?
- C. Case 3: Now assume the cache is 512 bytes, two-way set associative using an LRU replacement policy, with 16-byte cache blocks. What is the cache miss rate?
- D. For Case 2, will a larger cache size help to reduce the miss rate? Why or why not?
- E. For Case 3, will a larger block size help to reduce the miss rate? Why or why not?
- 2. The following program may have different outputs depending on the order that processes run in; list *all* of the possible outputs. Assume that the **fork()** call cannot fail.

```
1
      int main() {
2
         int x = 3;
3
4
         if (fork() != 0) {
5
            X++;
            printf("x=%d\n", x);
6
7
         }
8
9
         X--;
         printf("x=%d\n", x);
10
11
         exit(0);
12
      }
```

3. Practice Problem 9.2 (pg 781)

Determine the number of page table entries (PTEs) that are needed for the following combinations of virtual address size (*n*) and page size (*P*):

n P=2 ^p	No. PTEs
164K	
168K	
32 4K	
328K	
64 4K*	
64 4096K**	

^{*} An x86-64 system with standard pages

4. Practice Problem 9.3 (pg 790)

Given a 32-bit virtual address space and a 24-bit physical address, determine the number of bits in the VPN, VPO, PPN, and PPO for the following page sizes *P*:

^{**} An x86-64 system with huge pages

F	No.	VPN b	its No.	VPO I	oits No	o. PPN	bits N	lo. PP	O bits					
1 k	(B													
2 k	(B													
4 KB														
8 k	(B													
Als	o, cons	ider a	64-bit	virtual	addre	ss spa	ce and	d a 36-	bit phy	sical a	ddres	s; repe	at this	problem for
P =	4 KB a	and P =	= 4096	KB.										
5. Ho	meworl	k Prob	lem 9.1	I1 (pg	849)									
In t	he follo	wing s	series o	of prob	lems,	you are	e to sh	ow ho	w the	exampl	le men	nory sy	/stem i	n Section
In the following series of problems, you are to show how the example memory system in Section 9.6.4 translates a virtual address into a physical address and accesses the cache. For the given														
virt	ual ado	lress, i	ndicate	e the T	LB en	try acc	essed,	, the pl	nysical	addre	ss, an	d the c	ache b	yte value
reti	urned. I	ndicat	e whet	her the	e TLB	misses	, whet	her a p	age fa	ult occ	curs, a	nd whe	ether a	cache miss
oco	curs. If	there is	s a cac	he mis	ss, ent	er "-" f	or "Ca	che By	retu	ırned".	If the	re is a p	page fa	ault, enter "-
" fc	or "PPN	l" and	leave p	arts C	and D) blank								
The	e book'	s solut	ion to	practio	e prob	olem 9.	4 coul	d be v	ery hel	pful to	under	stand	before	working on
the	se prob	olems.												
Vir	tual ad	dress:	0x02	7c										
	. Virtual													
A	. virtuai 13	addre	11	10	0	0	7	6	5	1	3	2	4	0
	13	12	 	10	9	8 T	<i>'</i>	T) 	4	J	2	1	0
D	. Addre	oo tron	oletion											
Ь.	. Addre Paran			ı. alue										
	VPN	iletei		alue										
	TLB ir	ndev	_											
	TLB ta													
		•												
		it? (Y/ľ	-											
	PPN	iauit? ((Y/N) _		—									
C		al add	- Irono fo	rmot:										
U.	. Physic 11	10	9	лпас. 8	7	6	5	4	3	2	1	0		
		1	Ι	Π	<u>.</u>	T	Ι		Ι	_	<u> </u>		1	
D.	Physic	ı cal mer	nory re	eferenc	Le:		<u> </u>			<u> </u>			J	
	Paran		,	Valu										
	Byte o	offset												
Cache index														
Cache tag														
		hit? (`	Y/N)											
		-	returne	 ed										
6. Ho	meworl	-												

Repeat Problem 9.11 for the following address:

Vir	tual ad	dress:	0x03	a9										
A.	Virtual	addre	ss forr	nat:										
	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В.	Addre	ss tran	slation	1:	ı		ı							
	Paran	neter	V	alue										
	VPN		_											
	TLB ir	ndex	_											
	TLB ta	ag	_											
	TLB h	it? (Y/N	۷) _											
	Page	fault? (Y/N)_											
	PPN		_											
C.	Physic			ormat:										
	11	10	9	8	7	6	5	4	3	2	1	0	1	
D.	Physic		mory re											
	Paran			Valu	е									
	Byte o													
		e index												
	Cache													
		e hit? (`	-	.—										
7 110		e byte i												
	meworl beat Pr				-	na add	ress:							
					0.10 11 11	.g aaa	. 0001							
Vir	tual ad	dress:	0x004	40										
A.	Virtual	l addre	ss forr	nat:										
	13	12	11	10	9	8	7	6	5	4	3	2	1	0
B.	Addre	ss tran	slation	n:										
	Paran	neter	V	alue										
	VPN		_		_									
	TLB ir		_											
	TLB ta	_	_											
		it? (Y/N												
		fault? (Y/N)_											
_	PPN		_											
C.	Physic				7	•	_	4	0	_		•		
	11	10	9	8 T	7	6	5	4	3	2	1	0]	
_	D													
D.	Physic	cal mer	mory re	eterenc	e:									

Parameter	Value
Byte offset	
Cache index	
Cache tag	
Cache hit? (Y/N)	
Cache byte returned	

Created Wed 22 May 2013 2:52 PM PDT

Last Modified Wed 16 Jul 2014 9:58 AM PDT