Help Center

# Cache Organization and Indexing

Assigned Wednesday, July 30, 2014

Suggested Completion Date Wednesday, August 6, 2014

### Introduction

The purpose of written homework assignments is to get you thinking about the topics being covered in lecture and in readings in the textbook which are not represented in the hands-on, programming lab assignments. These written assignments also better prepare you for course examinations. It is worth noting that the book contains many practice problems similar to the problems we ask on these written assignments. The solutions for those practice problems are located at the end of each chapter and should give you a feel for the kind of answers we expect you to turn in for these kind of assignments.

## **Logistics**

These written homeworks will not turned in for credit like the programming lab assignments. There also won't be solutions provided, but the forums are open to all discussion about the homework. We encourage you to complete the homework to the best of your ability and then discuss your findings/questions with your peers on the forums.

## **Questions**

Answer the following problems:

1. Practice Problem 6.10. (pg 598)

The following table gives the parameters for a number of different caches. For each cache, determine the number of cache sets (S), tag bits (t), set index bits (s), and block offset bits (b).

Cache	m C	В	E	S	t	S	b
1.	32 1024	4	1				
2.	32 1024	8	4				
3.	32 1024	32	32				
4.*	38 32768	64	8				
5.**	48 524288	864	16				

<sup>\*</sup> Intel Xeon L1 data cache

2. Homework Problem 6.27 (pg 632)

<sup>\*\*</sup> AMD Opteron 6168 L2 unified cache

The following table gives the parameters for a number of different caches. Your task is to fill in the missing fields in the table. Recall that m is the number of physical address bits, C is the cache size (number of data bytes), B is the block size in bytes, E is the associativity, E is the number of cache sets, E is the number of tag bits, E is the number of set index bits, and E is the number of block offset bits.

Cache m		C	В	E	S	t	s	b
1.	32		8	1		21	8	3
2.	32	2048			128	23	7	2
3.	32	1024	2	8	64			. 1
4.	32	1024		2	16	23	4	

#### 3. Practice Problem 6.13 (pg 609)

The problems that follow will help reinforce your understanding of how caches work. Assume the following:

- The memory is byte addressable.
- Memory accesses are to **1-byte words** (not to 4-byte words).
- Addresses are 13 bits wide.
- The cache is two-way set associative (E=2), with a 4-byte block size (B=4), and eight sets (S=8).

The contents of the cache are as follows, with all numbers given in hexadecimal notation.

2-way set associative cache

			l	ine 0			Line 1						
Set index	Tag	Valid	Byte 0	Byte 1	Byte 2	Byte 3	Tag	Valid	Byte 0	Byte 1	Byte 2	Byte 3	
0	09	1	86	30	3F	10	00	0		_	_		
1	45	1	60	4F	E0	23	38	1	00	ВС	0B	37	
2	EB	0					0B	0					
3	06	0					32	1	12	80	7B	AD	
4	C7	1	06	78	07	C5	05	1	40	67	C2	3B	
5	71	1	0B	DE	18	4B	6E	0					
6	91	1	A0	B7	26	2D	F0	0					
7	46	0					DE	1	12	C0	88	37	

The following figure shows the format of an address (one bit per box). Indicate (by labeling the diagram) the fields that would be used to determine the following:

CO The cache block offset

CI The cache set index

CT The cache tag

12	11	10	9	8	7	6	5	4	3	2	1	0

4	. Practi	ce Prob	olem	า 6.14	4 (pg	610	D)									
	Suppo	ose a pi	rogr	am r	unnii	ng c	n the	machi	ne in P	roblen	1 6.13 i	referer	ices th	e 1-by	te wor	d at address
	0x0E34. Indicate the cache entry accessed and the cache byte value returned in hex. Indicate whether a cache miss occurs. If there is a cache miss, enter "-" for "Cache byte returned."															
	wheth	er a ca	che	miss	occ	curs.	. If the	re is a	cache	miss,	enter "	-" for '	'Cache	e byte	returne	ed."
	A. A.	ddress <sup>-</sup>	forn	nat (c	ne h	oit p	er box	):								
			 11	10		9	8	7	6	5	4	3	2	1	0	
	Г				T			<u> </u>	Τ		Ī		_		Π	1
	B M	emory	refe	rence	غ. 			<u> </u>			<u>l</u>					j
		aramet		10110	J.	V	alue									
	Cache block offset (CO) 0x															
	Cache set index (SI) 0x															
		ache ta			(0.)		0x									
		ache hi	•	,			0x									
		ache by	,	,	ned		ох 0х									
	Ū	40.10 0	,	01011	.00		υ <u>ν</u>									
5	. Practi	ce Prob	olem	า 6.1	5 (pg	61	1)									
	Repea	at Probl	lem	6.14	for r	nem	nory ac	ddress	0x0DI	05						
_					- /											
6	. Practi						•		0.45							
	кереа	at Probl	em	6.14	tor r	nem	ory ac	aaress	OXIF	<u>-4</u> .						
7	. Practi	ce Prob	olem	n 6.17	7 (pa	1 61 <sup>-</sup>	1)									
		e cache					•	ıll of th	e hex	memo	y addı	resses	that w	ill hit ir	n set 3	
8	. Home					•	,									
	This p	roblem	cor	ncerr	is th	e ca	che in	Probl	em 6.1	3						
	A. Li	st all of	the	hex	men	nory	addre	esses t	hat wil	l hit in	set 1.					
	B. Li	st all of	the	hex	men	nory	addre	esses 1	hat wil	l hit in	set 6.					
													C =====	tod Mad	15 May 0	012 0:26 DM DDT
													Crea	tea vved	15 iviay 2	013 8:36 PM PDT