COSE222 Computer Architecture

Newly updated for RISC-V on July 15, 2020

by Prof. Taeweon Suh


RV32I (RISC-V) System Synthesis and Simulation

This note provides the instructions on how to do the hardware synthesis & simulation. You are provided with a simple RV32I CPU design in Verilog. The CPU design has capability of executing only a few RV32I instructions. Its implementation is based on single-cycle execution, meaning that each machine code (instruction) takes 1 clock cycle for execution. The design also comes with a simple testbench. The test (assembly) program is loaded in memory after compilation. For the hardware simulation, we use a CAD (Computer Aided Design) tool called ModelSim, which is widely used in industry. Follow the steps below to run the RV32I CPU design with ModelSim. Prior to following the instructions below, install the EDA (Electronic Design Automation) tools linked on the class web: ModelSim (v10.1d) and Quartus-II (v13.1). Download the RV32I System design on the class web, unzip RV32I Class Project.7z and you will find 3 directories:


- RV32I_System contains the Verilog source code for RV32I CPU, I/O devices (Timer and GPIO), etc. Traverse the directories and Verilog code yourself...
- RV32I_System_Sim contains the compiled binaries of the 'RV32I_system' for hardware simulation using ModelSim.
- RV32I_System_Syn contains the synthesized version of the 'RV32I_System' using Ouartus-II.


Synthesis using Quartus-II and Download to DEO Board

- 1. Double-click the Quartus project file (RV32I_System.qpf) at the RV32I_System_Syn directory
 - I have created a Quartus-II project for you. The project file contains all the necessary files for test-driving.




- 2. Synthesize the whole design again
 - Select RV32I System in the Project Navigator pane
 - Processing → Start Compilation. It will take a little bit of time to compile the whole design
- 3. Download the design to the Cyclone-III FPGA on DE0 board
 - Tools → Programmer, Then click on Start
 - Make sure that you have USB-Blaster set up correctly, which is shown on the upper left corner of the window. If it is not set up correctly, click on **Hardware Setup** button and select USB blaster. If you don't have the USB blaster listed with the Hardware Setup, you should install the USB device driver. The driver is located at the Quartus-II installation directory. In my case, the driver is located at **C:\altera\13.1\quartus\drivers\usb-blaster**
 - Number '5' should be displayed on the HEX0 7 Segment





- 4. If you want to run your own program on RV32I, compile your C and/or assembly code with Eclipse.
 - It will generate a file called insts data.mif
 - mif (memory initialization file) is for initializing the internal memory inside the Altera FPGA
 - I have created the internal memory via $Tools \rightarrow MegaWizard Plugin Manager$ on Quartus-II



- 5. For testing your own assembly and/or C,
 - Download an example program (Assembly and C mixed program) at http://esca.korea.ac.kr/teaching/cose222 CA/hw-sw-tools/RISCV/lab0 c asm mix.7z


 The program will display a number 5 on HEXO 7 Segment.
 - ✓ Create an Eclipse project to compile the code
 - Copy insts data.mif to the RV32I System Syn directory
 - Then, you have 2 options for downloading
 - ✓ 1st option: follow from step #1 to step #3
 - ✓ 2nd option: Execute the quartus_mem_update_download.bat by double-clicking the file (you don't have to start Quartus-II). The file is located under the RV32I_System_Syn directory
 - Change the example assembly and/or C code, generate mif, copy it to RV32I System Syn and download to DE0...

Hardware Simulation with ModelSim

1. Invoke ModelSim


2. File → Change Directory


• Select RV32I System Sim






- 3. 'RV32I_System_Sim' folder has a directory (called **work**) where the RV32I System Verilog design was compiled to
 - So, the **work** directory contains the compiled version of the Verilog code.
 - Remember that every time you change and/or add the Verilog code, you have to compile it before simulation.
 - Let's compile the CPU Verilog code just for showing the steps you have to take.
 - √ Compile → Compile
 - ✓ In the **Look in**, change to the directory where the CPU source code is located (RV32I System/RV32I CPU)
 - ✓ Select all the files and click on Compile







4. Start Simulation

- Simulate → Start Simulation
- Select RV32I_System_tb (testbench) under work and click on OK
 - ✓ Check out the testbench source code (RV32I_System_tb.v) which is located at RV32I_System





- 5. Add the signals you want to watch in the waveform
 - Select **icpu** on the left pane
 - Right-click on the **Objects** pane
 - \checkmark Add To → Wave → Signals in Region




6. Run simulation


- Type **run 1000ns** in the Transcript pane
 - ✓ It means that the simulation will run for 1000ns


```
# Loading work.flopr
# Loading work.adder
# Loading work.si2
# Loading work.regfile
# Loading work.sign_zero_ext
# Loading work.shift_left_16
# Loading work.shift_left_16
# Loading work.alu
# Loading work.shift_left_16
# Loading work.alu
# Loading work.shift_left_16
# Loading work.shift_lef
```

- Click on the Wave window and observe the signals (such as pc, fetched instructions, control signals, ALU output etc) you want to watch
 - √ View → Zoom → Zoom Full
 - ✓ Change the radix to Hexadecimal for buses
 - ✓ Run simulation for 1000ns more (type **run 1000ns** in the Transcript pane)




✓ Use the Zoom Mode to zoom in the area you are interested in





7. To restart the simulation

- Type restart in the Transcript pane and click on OK
- Add more signals to the wave if you want to add more signals
 - ✓ Go back to step #6 to see how to add signals to the wave
- · Run simulation
 - ✓ For example, type run 2000ns in the Transcript pane as you did in the step #7



- 8. To run the simulation with a different program
 - Copy insts_data.mif you generated with Eclipse to the
 RV32I System Sim directory
 - Run the simulation again: Probably you only need to restart the simulation without exiting the ModelSim.