15-721 ADVANCED DATABASE SYSTEMS

Lecture #19 – Parallel Join Algorithms (Sorting)

@Andy_Pavlo // Carnegie Mellon University // Spring 2017

TODAY'S AGENDA

Background

SIMD

Parallel Sort-Merge Join Evaluation

SPOILER: This doesn't work on current Xeon CPUs.



SINGLE INSTRUCTION, MULTIPLE DATA

A class of CPU instructions that allow the processor to perform the same operation on multiple data points simultaneously.


Both current AMD and Intel CPUs have ISA and microarchitecture support SIMD operations.

→ MMX, 3DNow!, SSE, SSE2, SSE3, SSE4, AVX





















SIMD TRADE-OFFS

Advantages:

→ Significant performance gains and resource utilization if an algorithm can be vectorized.

Disadvantages:

- → Implementing an algorithm using SIMD is still mostly a manual process.
- → SIMD may have restrictions on data alignment.
- → Gathering data into SIMD registers and scattering it to the correct locations is tricky and/or inefficient.



WHY NOT GPUS?

Moving data back and forth between DRAM and GPU is slow over PCI-E bus.

There are some newer GPU-enabled DBMSs

→ Examples: <u>MapD</u>, <u>SQream</u>, <u>Kinetica</u>

Emerging co-processors that can share CPU's memory may change this.

→ Examples: AMD's APU, Intel's Knights Landing



Phase #1: Sort


 \rightarrow Sort the tuples of **R** and **S** based on the join key.

Phase #2: Merge


- \rightarrow Scan the sorted relations and compare tuples.
- \rightarrow The outer relation R only needs to be scanned once.



Relation R




Relation S























PARALLEL SORT-MERGE JOINS

Sorting is always the most expensive part.

Take advantage of new hardware to speed things up as much as possible.

- → Utilize as many CPU cores as possible.
- → Be mindful of NUMA boundaries.



PARALLEL SORT-MERGE JOIN (R⋈S)

Phase #1: Partitioning (optional)

 \rightarrow Partition R and assign them to workers / cores.

Phase #2: Sort

 \rightarrow Sort the tuples of **R** and **S** based on the join key.

Phase #3: Merge

- \rightarrow Scan the sorted relations and compare tuples.
- \rightarrow The outer relation **R** only needs to be scanned once.



PARTITIONING PHASE

Divide the relations into chunks and assign them to cores.

→ Explicit vs. Implicit

Explicit: Divide only the outer relation and redistribute among the different CPU cores.

→ Can use the same radix partitioning approach we talked about last time.



SORT PHASE

Create <u>runs</u> of sorted chunks of tuples for both input relations.

It used to be that Quicksort was good enough.
But NUMA and parallel architectures require us to be more careful...



CACHE-CONSCIOUS SORTING

Level #1: In-Register Sorting

 \rightarrow Sort runs that fit into CPU registers.

Level #2: In-Cache Sorting


- → Merge the output of Level #1 into runs that fit into CPU caches.
- \rightarrow Repeat until sorted runs are ½ cache size.

Level #3: Out-of-Cache Sorting

 \rightarrow Used when the runs of Level #2 exceed the size of caches.




CACHE-CONSCIOUS SORTING






- → Always has fixed wiring "paths" for lists with the same number of elements.
- → Efficient to execute on modern CPUs because of limited data dependencies and no branches.






- → Always has fixed wiring "paths" for lists with the same number of elements.
- → Efficient to execute on modern CPUs because of limited data dependencies and no branches.






- → Always has fixed wiring "paths" for lists with the same number of elements.
- → Efficient to execute on modern CPUs because of limited data dependencies and no branches.






- → Always has fixed wiring "paths" for lists with the same number of elements.
- → Efficient to execute on modern CPUs because of limited data dependencies and no branches.






- → Always has fixed wiring "paths" for lists with the same number of elements.
- → Efficient to execute on modern CPUs because of limited data dependencies and no branches.






- → Always has fixed wiring "paths" for lists with the same number of elements.
- → Efficient to execute on modern CPUs because of limited data dependencies and no branches.






- → Always has fixed wiring "paths" for lists with the same number of elements.
- → Efficient to execute on modern CPUs because of limited data dependencies and no branches.






- → Always has fixed wiring "paths" for lists with the same number of elements.
- → Efficient to execute on modern CPUs because of limited data dependencies and no branches.






- → Always has fixed wiring "paths" for lists with the same number of elements.
- → Efficient to execute on modern CPUs because of limited data dependencies and no branches.






- → Always has fixed wiring "paths" for lists with the same number of elements.
- → Efficient to execute on modern CPUs because of limited data dependencies and no branches.








Instructions:

 \rightarrow 4 LOAD



Sort Across Registers




Instructions:

 \rightarrow 4 LOAD

Instructions:

 \rightarrow 10 MIN/MAX





Instructions:


 \rightarrow 4 LOAD

Instructions:

 \rightarrow 10 MIN/MAX



LEVEL #1 - SORTING NETWORKS



Instructions:

 \rightarrow 4 LOAD

Instructions:

 \rightarrow 10 MIN/MAX

Instructions:

→ 8 SHUFFLE

 \rightarrow 4 STORE



LEVEL #2 - BITONIC MERGE NETWORK


Like a Sorting Network but it can merge two locally-sorted lists into a globally-sorted list.

Can expand network to merge progressively larger lists (½ cache size).

Intel's Measurements

 \rightarrow 2.25–3.5x speed-up over SISD implementation.

LEVEL #2 - BITONIC MERGE NETWORK



LEVEL #3 - MULTI-WAY MERGING

Use the Bitonic Merge Networks but split the process up into tasks.


- \rightarrow Still one worker thread per core.
- → Link together tasks with a cache-sized FIFO queue.

A task blocks when either its input queue is empty or its output queue is full.

Requires more CPU instructions, but brings bandwidth and compute into balance.



LEVEL #3 - MULTI-WAY MERGING





MERGE PHASE

Iterate through the outer table and inner table in lockstep and compare join keys.

May need to backtrack if there are duplicates.

Can be done in parallel at the different cores without synchronization if there are separate output buffers.



SORT-MERGE JOIN VARIANTS

Multi-Way Sort-Merge (M-WAY)

Multi-Pass Sort-Merge (M-PASS)

Massively Parallel Sort-Merge (MPSM)




Outer Table

- \rightarrow Each core sorts in parallel on local data (levels #1/#2).
- → Redistribute sorted runs across cores using the **multi- way merge** (level #3).


Inner Table

 \rightarrow Same as outer table.

Merge phase is between matching pairs of chunks of outer/inner tables at each core.




Local-NUMA Partitioning







Local-NUMA **Partitioning** Sort


















MULTI-PASS SORT-MERGE


Outer Table

- \rightarrow Same level #1/#2 sorting as M-WAY.
- → But instead of redistributing, it uses a <u>multi-pass naïve</u> merge on sorted runs.

Inner Table

 \rightarrow Same as outer table.

Merge phase is between matching pairs of chunks of outer table and inner table.




Outer Table


- → Range-partition outer table and redistribute to cores.
- \rightarrow Each core sorts in parallel on their partitions.


Inner Table


- → Not redistributed like outer table.
- \rightarrow Each core sorts its local data.

Merge phase is between entire sorted run of outer table and a segment of inner table.
















HYPER'S RULES FOR PARALLELIZATION

Rule #1: No random writes to non-local memory

→ Chunk the data, redistribute, and then each core sorts/works on local data.

Rule #2: Only perform sequential reads on non-local memory

→ This allows the hardware prefetcher to hide remote access latency.

Rule #3: No core should ever wait for another

→ Avoid fine-grained latching or sync barriers.



EVALUATION

Compare the different join algorithms using a synthetic data set.

- → **Sort-Merge:** M-WAY, M-PASS, MPSM
- → **Hash:** Radix Partitioning


Hardware:

- → 4 Socket Intel Xeon E4640 @ 2.4GHz
- → 8 Cores with 2 Threads Per Core
- \rightarrow 512 GB of DRAM



RAW SORTING PERFORMANCE


Single-threaded sorting performance






COMPARISON OF SORT-MERGE JOINS

Workload: $1.6B \bowtie 128M$ (8-byte tuples)



M-WAY JOIN VS. MPSM JOIN


Workload: $1.6B \bowtie 128M$ (8-byte tuples)





SORT-MERGE JOIN VS. HASH JOIN

4 Socket Intel Xeon E4640 @ 2.4GHz 8 Cores with 2 Threads Per Core






Source: Cagri Balkesen
CMU 15-721 (Spring 2017)


SORT-MERGE JOIN VS. HASH JOIN

4 Socket Intel Xeon E4640 @ 2.4GHz 8 Cores with 2 Threads Per Core



SORT-MERGE JOIN VS. HASH JOIN

Varying the size of the input relations





WHY DOESN'T ANY OF THIS WORK?

The DBMS has to sort values with their corresponding 64-bit tuple Ids.

Since we have to align our data in SIMD, that means we need to sort 128-bit values.

Intel Xeon (not Phi) only supports AVX-256. That means we can only store <u>two</u> values in a 256-bit SIMD register. Sort Networks need <u>four!</u>



PARTING THOUGHTS

Both join approaches are equally important. Every serious OLAP DBMS supports both.

We did not consider the impact of queries where the output needs to be sorted.



NEXT CLASS

Query Code Generation + Compilation

Reminder: First Code Review

April 11th @ 11:59pm

