# 15-721 ADVANCED DATABASE SYSTEMS

Lecture #21 – Vectorized Execution (Part I)

@Andy\_Pavlo // Carnegie Mellon University // Spring 2017

## TODAY'S AGENDA

Background

Hardware

Vectorized Algorithms (Columbia)



## **OBVIOUS OBSERVATIONS**

- #1 Building a DBMS is hard.
- #2 Taco Bell gives you diarrhea.
- #3 New CPUs are not getting faster.



#### MULTI-CORE CPUS

Use a small number of high-powered cores.

- → Intel Haswell / Skylake
- $\rightarrow$  High power consumption and area per core.

Massively <u>superscalar</u> and aggressive <u>out-of-order</u> execution

- $\rightarrow$  Instructions are issued from a sequential stream.
- → Check for dependencies between instructions.
- → Process multiple instructions per clock cycle.



# MANY INTEGRATED CORES (MIC)

Use a larger number of low-powered cores.

- → <u>Intel Xeon Phi</u>
- $\rightarrow$  Cores = Intel P54C (aka Pentium from the 1990s).
- → Low power consumption and area per core.

Non-superscalar and in-order execution but with expanded SIMD capabilities.

→ More advanced instructions with larger register sizes.







# MANY INTEGRATED CORES (MIC)

Use a larger number of low-powered cores.


- → <u>Intel Xeon Phi</u>
- $\rightarrow$  Cores = Intel P54C (aka Pentium from the 1990s).
- → Low power consumption and area per core.


Non-superscalar and in-order execution but with expanded SIMD capabilities.

→ More advanced instructions with larger register sizes.



#### MULTI-CORE VS. MIC







## WHY THIS MATTERS

Say we can parallelize our algorithm over 32 cores. Each core has a 4-wide SIMD registers.

Potential Speed-up:  $32x \times 4x = 128x$ 



## **VECTORIZATION**

A program is converted from a scalar implementation that processes a single pair of operands at a time, to a vector implementation that processes one operation on multiple pairs of operands at once.




# SINGLE INSTRUCTION, MULTIPLE DATA

A class of CPU instructions that allow the processor to perform the same operation on multiple data points simultaneously.

All major ISAs have microarchitecture support SIMD operations.

- $\rightarrow$  **x86**: MMX, SSE, SSE2, SSE3, SSE4, AVX
- → **PowerPC**: Altivec
- $\rightarrow$  **ARM**: NEON









9

$$X + Y = Z$$

$$\begin{bmatrix} x_1 \\ x_2 \\ \vdots \\ x_n \end{bmatrix} + \begin{bmatrix} y_1 \\ y_2 \\ \vdots \\ y_n \end{bmatrix} = \begin{bmatrix} x_1 + y_1 \\ x_2 + y_2 \\ \vdots \\ x_n + y_n \end{bmatrix}$$











$$\begin{array}{c}
X + Y = Z \\
\begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n \end{bmatrix} + \begin{bmatrix} Y_1 \\ Y_2 \\ \vdots \\ Y_n \end{bmatrix} = \begin{bmatrix} X_1 + Y_1 \\ X_2 + Y_2 \\ \vdots \\ X_n + Y_n \end{bmatrix} \\
X = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n + Y_n \end{bmatrix}$$

$$\begin{array}{c}
X + Y = Z \\
X = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n + Y_n \end{bmatrix} \\
X = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n + Y_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n + Y_n \end{bmatrix} \\
Y = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n + Y_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n + Y_n \end{bmatrix} \\
Y = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n + Y_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n + Y_n \end{bmatrix} \\
Y = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n + Y_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n + Y_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n + Y_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n + Y_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n + Y_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n + Y_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n + Y_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n + Y_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n + Y_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n + Y_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n + Y_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n + Y_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n + Y_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n + Y_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n + Y_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n + Y_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n + Y_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n + Y_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n + Y_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_1 \\ \vdots \\ X_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_1 \\ \vdots \\ X_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_1 \\ \vdots \\ X_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_1 \\ \vdots \\ X_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_1 \\ \vdots \\ X_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_1 \\ \vdots \\ X_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_1 \\ \vdots \\ X_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_1 \\ \vdots \\ X_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_1 \\ \vdots \\ X_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_1 \\ \vdots \\ X_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_1 \\ \vdots \\ X_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_1 \\ \vdots \\ X_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_1 \\ \vdots \\ X_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_1 \\ \vdots \\ X_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_1 \\ \vdots \\ X_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_1 \\ \vdots \\ X_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_1 \\ \vdots \\ X_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_1 \\ \vdots \\ X_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_1 \\ \vdots \\ X_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_1 \\ \vdots \\ X_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_1 \\ \vdots \\ X_n \end{bmatrix}$$

$$\begin{array}{c}
X = \begin{bmatrix} X_1 \\ X_1 \\ \vdots \\ X_n \end{bmatrix}$$

$$\begin{array}{$$



# STREAMING SIMD EXTENSIONS (SSE)

SSE is a collection SIMD instructions that target special 128-bit SIMD registers.

These registers can be packed with four 32-bit scalars after which an operation can be performed on each of the four elements simultaneously.

First introduced by Intel in 1999.



# SSE INSTRUCTIONS (1)

#### Data Movement

→ Moving data in and out of vector registers

#### **Arithmetic Operations**

- → Apply operation on multiple data items (e.g., 2 doubles, 4 floats, 16 bytes)
- → Example: ADD, SUB, MUL, DIV, SQRT, MAX, MIN

## **Logical Instructions**

- → Logical operations on multiple data items
- → Example: AND, OR, XOR, ANDN, ANDPS, ANDNPS



# SSE INSTRUCTIONS (2)

## **Comparison Instructions**

 $\rightarrow$  Comparing multiple data items (==,<,<=,>,>=,!=)

#### Shuffle instructions

→ Move data in between SIMD registers

#### Miscellaneous

- → Conversion: Transform data between x86 and SIMD registers.
- → Cache Control: Move data directly from SIMD registers to memory (bypassing CPU cache).



# INTEL SIMD EXTENSIONS

		Width	Integers	Single-P	Double-P
1997	MMX	64 bits	<b>V</b>		
1999	SSE	128 bits	<b>V</b>	<b>✓</b> (×4)	
2001	SSE2	128 bits	<b>V</b>	<b>V</b>	<b>✓</b> (×2)
2004	SSE3	128 bits	<b>V</b>	<b>V</b>	<b>V</b>
2006	SSSE 3	128 bits	<b>V</b>	V	<b>V</b>
2006	SSE 4.1	128 bits	<b>V</b>	<b>V</b>	<b>V</b>
2008	SSE 4.2	128 bits	<b>V</b>	V	<b>~</b>
2011	AVX	256 bits	<b>V</b>	<b>✓</b> (×8)	<b>✓</b> (×4)
2013	AVX2	256 bits	<b>V</b>	V	<b>✓</b>
2017?	AVX-512	512 bits	<b>V</b>	<b>✓</b> (×16)	<b>✓</b> (×8)



#### **VECTORIZATION**

**Choice #1: Automatic Vectorization** 

**Choice #2: Compiler Hints** 

**Choice #3: Explicit Vectorization** 



# **AUTOMATIC VECTORIZATION**

The compiler can identify when instructions inside of a loop can be rewritten as a vectorized operation.

Works for simple loops only and is rare in database operators. Requires hardware support for SIMD instructions.



#### AUTOMATIC VECTORIZATION

These might point to the same address!

This loop is not legal to automatically vectorize.

The code is written such that the addition is described as being done sequentially.



#### **COMPILER HINTS**

Provide the compiler with additional information about the code to let it know that is safe to vectorize.

### Two approaches:

- $\rightarrow$  Give explicit information about memory locations.
- → Tell the compiler to ignore vector dependencies.



#### COMPILER HINTS

The **restrict** keyword in C++ tells the compiler that the arrays are distinct locations in memory.



## COMPILER HINTS

This pragma tells the compiler to ignore loop dependencies for the vectors.

It's up to you make sure that this is correct.

#### **EXPLICIT VECTORIZATION**

Use CPU intrinsics to manually marshal data between SIMD registers and execute vectorized instructions.

Potentially not portable.



#### EXPLICIT VECTORIZATION

```
void add(int *X,
         int *Y,
         int *Z) {
    mm128 * vecX = ( m128*)X;
    mm128 * vecY = ( m128*)Y;
    mm128 * vecZ = ( m128*)Z;
  for (int i=0; i<MAX/4; i++) {</pre>
    *vecZ++ = mm add epi32(
                  *vecX++, vecY++);
```

Store the vectors in 128-bit SIMD registers.

Then invoke the intrinsic to add together the vectors and write them to the output location.

#### **EXPLICIT VECTORIZATION**

### **Linear Access Operators**

- → Predicate evaluation
- → Compression

#### **Ad-hoc Vectorization**

- → Sorting
- → Merging

# **Composable Operations**

- → Multi-way trees
- → Bucketized hash tables



#### VECTORIZED DBMS ALGORITHMS

Principles for efficient vectorization by using **fundamental** vector operations to construct more advanced functionality.

- → Favor vertical vectorization by processing different input data per lane.
- → Maximize lane utilization by executing different things per lane subset.



## **FUNDAMENTAL OPERATIONS**


Selective Load

Selective Sore


Selective Gather

Selective Scatter





























#### Selective Load






#### Selective Load









#### Selective Load









#### Selective Load









#### Selective Load








#### Selective Load








#### Selective Gather

Value Vector A B A D

Index Vector 2 1 5 3




### Selective Gather






#### Selective Gather






#### Selective Gather




#### Selective Scatter






#### Selective Gather




#### Selective Scatter






#### Selective Gather



#### Selective Scatter





### ISSUES

Gathers and scatters are not really executed in parallel because the L1 cache only allows one or two distinct accesses per cycle.

Gathers are only supported in newer CPUs (Haswell's AVX2).

Selective loads and stores are also emulated in Xeon CPUs using vector permutations.



# **VECTORIZED OPERATORS**

Selection Scans

Hash Tables

Partitioning

Paper provides additional info:

→ Joins, Sorting, Bloom filters.



```
SELECT * FROM table
WHERE key >= $(low)
AND key <= $(high)</pre>
```



# Scalar (Branching)

```
i = 0
for t in table:
   key = t.key
   if (key≥low) && (key≤high):
      copy(t, output[i])
      i = i + 1
```



# Scalar (Branching)

```
i = 0
for t in table:
    key = t.key
    if (key≥low) && (key≤high):
        copy(t, output[i])
        i = i + 1
```



# Scalar (Branching)


```
i = 0
for t in table:
   key = t.key
   if (key≥low) && (key≤high):
      copy(t, output[i])
      i = i + 1
```

### Scalar (Branchless)

# Scalar (Branching)

```
i = 0
for t in table:
   key = t.key
   if (key≥low) && (key≤high):
      copy(t, output[i])
      i = i + 1
```

### Scalar (Branchless)



Source: Bogdan Raducanu



ID	KEY
1	J
2	0
3	Υ
4	S
5	U
6	X

```
SELECT * FROM table
WHERE key >= "O" AND key <= "U"</pre>
```



```
      ID
      KEY

      1
      J

      2
      0

      3
      Y

      4
      S

      5
      U

      6
      X

Key Vector

      J
      Q
      Y
      S
      U

      SIMD Compare


      Mask
      Q
      1
      Q
      1
      Q
```

```
SELECT * FROM table
WHERE key >= "O" AND key <= "U"</pre>
```


ID	KEY	Key Vector JOYSUX
1	J	
2	0	SIMD Compare
3	Υ	JIND Compare
4	S	
5	U	Mask 0 1 0 1 1 0
6	Χ	
		All Offsets 0 1 2 3 4 5

```
SELECT * FROM table
WHERE key >= "0" AND key <= "U"</pre>
```


```
SELECT * FROM table
WHERE key >= "O" AND key <= "U"</pre>
```




- ◆ Scalar (Branching)
- Scalar (Branchless)



- ▲ Vectorized (Early Mat)
- Vectorized (Late Mat)




#### Scalar





### Scalar





#### Scalar




# Vectorized (Horizontal)



# Linear Probing Bucketized Hash Table **KEYS PAYLOAD =** k9 k3 k8 k1 SIMD Compare





# Vectorized (Vertical)






### Vectorized (Vertical)








# Vectorized (Vertical)







#### Linear Probing Hash Table

KEY k99	PAYLOAD
k1	
k6	
k4	
k5	
k88	



### Vectorized (Vertical)






#### Linear Probing Hash Table

KEY k99	PAYLOAD
k1	
k6	
k4	
k5	
k88	



# Vectorized (Vertical)









ATABASE GROUP









Hash Table Size



Hash Table Size



Multi-Core (Xeon E3-1275v3 - 4 Cores +  $2 \times HT$ )




Hash Table Size

Hash Table Size

# PARTITIONING - HISTOGRAM


Use scatter and gathers to increment counts. Replicate the histogram to handle collisions.





# PARTITIONING - HISTOGRAM


Use scatter and gathers to increment counts. Replicate the histogram to handle collisions.





# PARTITIONING - HISTOGRAM

Use scatter and gathers to increment counts. Replicate the histogram to handle collisions.





# JOINS

# No Partitioning

- → Build one shared hash table using atomics
- → Partially vectorized

# **Min Partitioning**

- → Partition building table
- → Build one hash table per thread
- → Fully vectorized


# **Max Partitioning**

- → Partition both tables repeatedly
- → Build and probe cache-resident hash tables
- → Fully vectorized



# JOINS







# PARTING THOUGHTS

Vectorization is essential for OLAP queries.

These algorithms don't work when the data exceeds your CPU cache.

We can combine all the intra-query parallelism optimizations we've talked about in a DBMS.

- → Multiple threads processing the same query.
- → Each thread can execute a compiled plan.
- $\rightarrow$  The compiled plan can invoke vectorized operations.



# **NEXT CLASS**

Vectorization (Part II)

Code Review Submission: April 11th

Project Status Meetings: April 13th

Project #3 Status Updates: April 18th

