


Układy Cyfrowe i Systemy Wbudowane 2 **Układy FPGA**

dr inż. Jarosław Sugier Jaroslaw.Sugier@pwr.wroc.pl IIAR, pok. 227 C-3










						J.Sugier	UCiSW2					
Przypomnienie: funkcja konwersji Hex->ASCII												
()												
Outputs												
with HalfByte	seled	et	()-15 =	> ASCII	'0'-'F'						
DO <= X"30"												
X"31"	when	"0001",										
X"32"	when	"0010",										
X"33"	when	"0011",										
X"34"	when	"0100",										
X"35"	when	"0101",										
X"36"	when	"0110",										
X"37"	when	"0111",										
X"38"	when	"1000",										
X"39"	when	"1001",										
X"41"	when	"1010",										
		"1011",										
		"1100",										
X"44"	when	"1101",										
		"1110",										
X"46"	when	others;										


Rodzina układów XC4000


D	Logic	Max Logic Gates	Bits	Gate Range	CLB	Total	Number of	Max.
Device	Cells	(No RAM)		(Logic and RAM)*	Matrix	CLBs	Flip-Flops	User I/C
XC4002XL	152	1,600	2,048	1,000 - 3,000	8 x 8	64	256	64
XC4003E	238	3,000	3,200	2,000 - 5,000	10 x 10	100	360	80
XC4005E/XL	466	5,000	6,272	3,000 - 9,000	14 x 14	196	616	112
XC4006E	608	6,000	8,192	4,000 - 12,000	16 x 16	256	768	128
XC4008E	770	8,000	10,368	6,000 - 15,000	18 x 18	324	936	144
XC4010E/XL	950	10,000	12,800	7,000 - 20,000	20 x 20	400	1,120	160
XC4013E/XL	1368	13,000	18,432	10,000 - 30,000	24 x 24	576	1,536	192
XC4020E/XL	1862	20,000	25,088	13,000 - 40,000	28 x 28	784	2,016	224
XC4025E	2432	25,000	32,768	15,000 - 45,000	32 x 32	1,024	2,560	256
XC4028EX/XL	2432	28,000	32,768	18,000 - 50,000	32 x 32	1,024	2,560	256
XC4036EX/XL	3078	36,000	41,472	22,000 - 65,000	36 x 36	1,296	3,168	288
XC4044XL	3800	44,000	51,200	27,000 - 80,000	40 x 40	1,600	3,840	320
XC4052XL	4598	52,000	61,952	33,000 - 100,000	44 x 44	1,936	4,576	352
XC4062XL	5472	62,000	73,728	40,000 - 130,000	48 x 48	2,304	5,376	384
XC4085XL	7448	85,000	100,352	55,000 - 180,000	56 x 56	3,136	7,168	448














Device	System	Equivalent	CLB Array (One CLB = Four Slices)				Distributed	Block	Dedicated	DCMs	Maximum	Maximum Differential
	Gates	Logic Cells	Rows	Columns	Total CLBs	Total Slices	RAM Bits	Bits	Multipliers	DCMs	User I/O	I/O Pairs
XC3S100E	100K	2,160	22	16	240	960	15K	72K	4	2	108	40
XC3S250E	250K	5,508	34	26	612	2,448	38K	216K	12	4	172	68
XC3S500E	500K	10,476	46	34	1,164	4,656	73K	360K	20	4	232	92
	1200K	19,512	60	46	2,168	8,672	136K	504K	28	8	304	124
XC3S1200E	1200K	19,012	00	40	4,100		1001	00111			001	1 10 1
XC3S1600E able 1-5:	1600K	33,192 ary of Spa	76 artan-	58 BA FPGA	3,688 Attrib	14,752 utes	231K	648K	36	8	376	156
XC3S1600E able 1-5:	1600K Summ	33,192 ary of Spa Equivalent	76 artan-	58 BA FPGA	3,688 Attrib Array Four Slice	14,752 utes	231K	648K Block RAM	36		376	156 Maximum Differentia
XC3S1600E able 1-5:	1600K Summ	33,192 ary of Spa	76 artan-:	58 BA FPGA	3,688 Attrib	14,752 utes	231K	648K Block	36	8	376	156
XC3S1600E able 1-5:	1600K Summ	33,192 ary of Spa Equivalent	76 artan-:	SA FPGA	3,688 Attrib Array Four Slic	utes :es) Total	231K	648K Block RAM	36	8	376	156 Maximum Differentia
XC3S1600E iable 1-5:	1600K Summ System Gates	33,192 ary of Spa Equivalent Logic Cells	76 artan-3 (O	SA FPGA CLB A ne CLB =	3,688 Attrib Array Four Slid Total CLBs	utes ces) Total Slices	231K Distributed RAM Bits	648K Block RAM Bits	36 Dedicated Multipliers	8 DCMs	376 Maximum User I/O	Maximum Differentia I/O Pairs
XC3S1600E Sable 1-5: Device	Summ System Gates	33,192 ary of Spa Equivalent Logic Cells	76 artan-2 (O Rows	58 BA FPGA CLB a ne CLB = Columns	3,688 A Attrib Array Four Slic Total CLBs	utes Total Slices	231K Distributed RAM Bits	648K Block RAM Bits	36 Dedicated Multipliers	8 DCMs	376 Maximum User I/O	Maximum Differentia I/O Pairs
XC3S1600E able 1-5: Device XC3S50A XC3S200A	Summ System Gates 50K 200K	33,192 ary of Spa Equivalent Logic Cells 1,584 4,032	76 artan-3 (O Rows 16 32	SA FPGA CLB A ne CLB = Columns 12 16	3,688 A Attrib Array Four Slic CLBs 176 448	utes Total Slices 704 1,792	231K Distributed RAM Bits 11K 28K	648K Block RAM Bits 54K 288K	Dedicated Multipliers	8 DCMs	Maximum User I/O	Maximum Differentia I/O Pairs 64 112

Spartan3 (XC3S)



Przerzutniki / WY







SLICEL


Generacja funkcji


SLICEM

CIN














Np.: funkcja do 19 zmiennych w dwóch plastrach (1/2 CLB)




































М	ITBF						J.Sı.	gier UCiSW2
				,	on.	 		

	т	W	t_{pCO}	t su	f.	f,	T.	MTBF	MTBF	MTBF	MTBF
	[ps]	[ps]	[ns]	[ns]	[MHz]	[MHz]	[ns]	[s]	[h]	[d]	[y]
1)	250	100	3.5	0.5	50	10	16	6.2E+22	1.7E+19	7.2E+17	2.0E+15
2)	250	100	3.5	0.5	80	20	8.5	1.8E+09	5.1E+05	2.1E+04	5.8E+01
3)	250	100	3.5	0.5	100	30	6	4.4E+04	1.2E+01	5.1E-01	1.4E-03
4)	250	100	3.5	0.5	120	40	4.333	3.5E+01	9.8E-03	4.1E-04	1.1E-06
5)	250	100	3.5	0.5	150	50	2.667	2.9E-02	7.9E-06	3.3E-07	9.1E-10

Synchronizator podwójny



	τ	W	t_{pCQ}	t_{su}	f_c	f_d	t_r	$MTBF_B$	$MTBF_C$	$MTBF_C$
	[ps]	[ps]	[ns]	[ns]	[MHz]	[MHz]	[ns]	[s]	[s]	[y]
1)	250	100	3.5	0.5	50	10	16	6.2E+22	7.8E+52	2.5E+45
2)	250	100	3.5	0.5	80	20	8.5	1.8E+09	1.3E+26	4.2E+18
3)	250	100	3.5	0.5	100	30	6	4.4E+04	1.2E+17	3.7E+09
4)	250	100	3.5	0.5	120	40	4.333	3.5E+01	9.9E+10	3.1E+03
5)	250	100	3.5	0.5	150	50	2.667	2.9E-02	81802.4722	0.00259216

FPGA - 37