INDEX

architecture body, 4	FIFO buffer, 100, 171
ASCII code, 177, 194	flag FF, 169
ASM chart, 108	floating-point adder, 63
ASMD chart, 128	FSM, 74, 107
barrel shifter, 62	FSMD, 74, 127, 324
BCD, 147	generic mapping, 55
binary decoder, 43, 45, 48-49	generics, 54
case statement, 49	hold time, 72
CLB, 13	HyperTerminal, 177, 194, 208
component instantiation, 6	identifier, 3
conditional signal assignment, 41	if statement, 47
constant, 53	instruction memory, 324
constraint file, 23	instruction ROM, 329, 363
Core Generator, 245	instruction set, 329
counter, 81, 96	interrupt, 341, 405
D FF, 71	IOB, 239
data type, 3	KCPSM3, 328, 332, 342, 345, 359
enumerated, 111	logic cell, 11
signed, 37	logic synthesis, 16
std_logic, 3, 39	LUT, 12, 243
std_logic_vector, 4	macro cells, 13
two-dimensional array, 79	maximal operating frequency, 73
unsigned, 37	Mealy output, 108
DCM, 239	memory controller, 215, 220, 244
DDR register, 239	mode
debouncing circuit, 118, 132	in, 3
development flow, 15	inout, 40
division circuit, 143	out, 3
edge detector, 114	Moore output, 107
entity declaration, 3	multiplexer, 41, 44

440

INDEX

package numeric_std, 37 std_logic_l164, 3, 79 std_logic_arith, 38 sele. std_logic_signed, 38 sed_logic_unsigned, 38 pad_delay, 234 PBlazeIDE, 332, 342, 359 placement and routing, 16 priority encoder, 41, 44, 48–49 slice process, 46 state program counter, 324 PS2 keyboard, 188 mouse, 200 receiver, 184 transmitter, 201 RAM block, 244, 282, 292 distributed, 243 dual-port, 249, 283, 298 single-port, 246 state yellogical process sele. sens sele.	ular sequential circuit, 74 M, 251, 274 font, 292 -232, 163 ceted signal assignment, 44 sitivity list, 46 uential statement, 46 up time, 72 fregister, 79magnitude adder, 59 e, 13 e diagram, 108 ic timing analysis, 16 ctural description, 6 chronous design methodology, 71 unology mapping, 16 bench, 8, 28, 84 tate buffer, 39, 220 e conversion, 37 RT, 163, 386 file, 23 A mode, 260 so memory, 282 so synchronization, 260
--	--