# **Table of Contents**

Part A) ISA intro – a recap of your ISA design	2
Introduction	2
Instruction list	2
Register design	2
Control flow	4
Data memory addressing modes	4
Part B) Answers to questions	4
Part C) Simulation results	5
Part D) ISA package	10

# Part A) ISA intro – a recap of your ISA design

#### Introduction

Name of the architecture: JV which is just the first letters of both our names: Joydeep Singh and Vaishnavi Medikundam

Overall Philosophy: Have an efficient ISA Design for two programs and python simulator that should work for both programs.


Specific goals strived for and achieved: Modular Exponentiation and Best match score and count

#### Instruction list


Instruction	Functionality	Opcode	Parity Bit	
loadi <i>imm</i>	\$R4 = Mem[imm]	011iiii	0	
load Rx	Rx = \$R4	01110 xx	1	
blt4 Rx	\$R5 = \$R4 (<) Rx	00001 xx	0	
beq4 Rx	\$R5 = \$R4 (==) Rx	10000 xx	1	
store Rx, Ry	Mem[Ry] = Rx	000хх уу	1	
srlRx	Rx shift right one bit, 0 shifted into MSB	001 00 xx	0	
addi Rx, imm	Rx = Rx + imm	100 xx ii	0	
subi Rx	Rx = Rx + (-imm)	101 10 xx	0	
bne Rx	\$R5 = Rx (!=) 0	110 11 xx	1	
slt Rx	\$R5 = Rx (<) 0	100 01 xx	1	
BezDec imm	If \$R5 == 0, then PC = PC + imm, else \$R5 =	0100 iii	0	
	\$R5 – 1, PC = PC + 1			
xor <i>Rx, Ry</i>	\$R5 = Rx (EXCL) with Ry	110 xx yy	0	
andi <i>Rx, imm</i>			0	
andi <i>imm</i>	\$R5 = \$R5 (AND) with 11110 ii		1	
srl5 imm			1	
jump <i>'branch'</i>	PC = PC -imm	010 iiii	1	
add Rx, Ry	Rx = Rx+Ry	001 xx yy	1	
sub Rx, Ry	Rx = Rx–Ry	101 xx yy	1	
subIn \$R4	\$R4 = \$R4 - 1	0110110	1	
bne \$R4	\$R5 = \$R4 (!=) 0	1110000	1	
jump 'first branch'	PC = 12	1010101	0	

halt	Stop	000 00 00	0
Hait	Stop	000 00 00	, •

# Register design



# Control flow



Data memory addressing modes:

The addressing modes supported for data memory are:

Instruction	Functionality	Opcode	Parity Bit
loadi <i>imm</i>	\$R4 = Mem[imm]	011 iiii	0
load Rx	Rx = \$R4	01110 xx	1
store Rx, Ry	Mem[Ry] = Rx	000 хх уу	1

The addresses are calculated manually for each instruction and are converted to bits from MIPS assembly.

Examples of assembly load / store instructions and their corresponding machine code:

loadi 0(0x2000) 011 0000store \$t1, 0(0x2004) 000 0100

### Part B) Answers to questions

- 1. The main advantage of my ISA design is the efficiency with which it has been designed. If we see instructions sets then it can be analyzed that each option is talked in this design. The main strength of the design is the register design. It can be summarized as
  - I. This design is Unambiguous.
  - II. The design is expressive enough. The design algorithms are expressed in the simple mapper for easy understanding
  - III. Relatively have easy compilation process
  - IV. The cost and performance is good for this design.
- 2. A "contract" amongst software and HW which Inspires compatibility, permits software and hardware to change self-sufficiently.

Functional meaning of hardware storing locations & processes.

- a. Storage sites: memory, registers
- b. Operations: multiply, add, load, branch, store, etc.
- c. Detailed explanation of in what way to raise & access them.
- d. Instructions (hardware has bit-patterns interpretations in form of the commands)
- 3. My learning can be summarized as follows:
  - a. ISA can be defined as the functional contract.
  - b. All the ISA design can be basically classified as of same type, but it all depends on in how much detail we take our design specifications to. RISC/CISC are main part in this.
  - c. The matric for measurement of quality is performance, higher is the performance, good is the design.
  - d. Another matric is the way we achieve compatibility between software and hardware integration. The term like binary translations etc. comes handy here.

### Part C) Simulation results

Pattern A

P1 DIC: 328 P2 DIC: 4739

Pattern B

P1 DIC: 8736 P2 DIC: 4727

Pattern C

P1 DIC: 4725 P2 DIC: 4729

Pattern D

P1 DIC: 332 P2 DIC: 4727


2. Execution process of the two target programs:

```
# file 1
file = open('ALP 2patternA.txt','r')
file2= file.readlines()
Pi,Qi,P, Q, R, Ri=[],[],[], [], [], []
for i in range(0, len(file2)-1):
  P.append(file2[i].rstrip())
   Q.append(file2[i+1].rstrip())
   Pi.append(int(P[i],2))
   Qi.append(int(Q[i],2))
   if(Qi[i] != 0):
       Ri.append((6^Pi[i])%Qi[i])
   else:
       Ri.append(0)
for i in range(0, len(Ri)-l):
   R.append(bin(Ri[i])[2:].zfill(16))
filew = open('p3_group_x_dmem_A.txt','w')
for i in range(0, len(R)):
   filew.write(R[i])
   filew.write('\n')
   print(R[i])
file.close()
filew.close()
```

```
# # file 2
file = open('ALP_3patternB.txt','r')
file2= file.readlines()
Pi,Qi,P, Q, R, Ri=[],[],[], [], [], []
for i in range(0, len(file2)-1):
    P.append(file2[i].rstrip())
    Q.append(file2[i+1].rstrip())
   Pi.append(int(P[i],2))
   Qi.append(int(Q[i],2))
   if(Qi[i] != 0):
        Ri.append((6^Pi[i])%Qi[i])
    else:
        Ri.append(0)
for i in range(0, len(Ri)-1):
    R.append(bin(Ri[i])[2:].zfill(16))
filew = open('p3_group_x_dmem_B.txt','w')
for i in range(0, len(R)):
   filew.write(R[i])
    filew.write('\n')
   print(R[i])
file.close()
filew.close()
# # file 3
file = open('ALP 4patternC.txt','r')
file2= file.readlines()
Pi,Qi,P, Q, R, Ri=[],[],[], [], [], []
for i in range(0, len(file2)-1):
   P.append(file2[i].rstrip())
    Q.append(file2[i+1].rstrip())
    Pi.append(int(P[i],2))
    Qi.append(int(Q[i],2))
    if(Qi[i] != 0):
        Ri.append((6^Pi[i])%Qi[i])
    else:
        Ri.append(0)
for i in range(0, len(Ri)-1):
    R.append(bin(Ri[i])[2:].zfill(16))
filew = open('p3_group_x_dmem_C.txt','w')
for i in range(0, len(R)):
    filew.write(R[i])
    filew.write('\n')
    print(R[i])
file.close()
filew.close()
```

```
# # file 4
file = open('ALP 5patternD.txt','r')
 file2= file.readlines()
 Pi,Qi,P, Q, R, Ri=[],[],[], [], [], []
 for i in range(0, len(file2)-1):
       P.append(file2[i].rstrip())
       Q.append(file2[i+1].rstrip())
       Pi.append(int(P[i],2))
       Qi.append(int(Q[i],2))
       if(Qi[i] != 0):
              Ri.append((6^Pi[i])%Qi[i])
             Ri.append(0)
 for i in range(0, len(Ri)-1):
       R.append(bin(Ri[i])[2:].zfill(16))
 filew = open('p3 group x dmem D.txt','w')
 for i in range(0, len(R)):
       filew.write(R[i])
       filew.write('\n')
       print(R[i])
 file.close()
 filew.close()
setvall = set()
setvall.add("00")
                                          # A new empty set
                                        # Add a single member
setvall.update(["11", "10"])
setvall |= set(["10", "11"])
if "cat" in setvall:
                                        # Membership test
  setvall.remove("00")
setvall.discard("101")
print(setvall)
for item in setvall:
                                        # Iteration AKA for each element
  print(item)
print("Item count:", len(setvall))
print("Item count:", len(setvall))
#lstitem = setvall[0]
isempty = len(setvall) == 0
setvall = {"00011", "1111"}
#setvall = set [["01010", "00011"])
setval2 = set(["10101", "00011"])
setval3 = setval1 & setval2
setval4 = setval1 | setval2
setval5 = setval1 - setval3
setval6 = setval1 - setval3
issubset = setval1 < setval2
issubset = setval1 < setval2</pre>
                                                # Intersection
                                                # Union
# Set difference
                                                 # Symmetric difference
setvale = setval1 ~ setval2
issubset = setval1 <= setval2
issuperset = setval1 >= setval2
setval7 = setval1.copy()
                                            # Subset test
                                             # Superset test
                                             # A shallow copy
setval7.remove("00011")
print(setval7.pop())
setval8 = setvall.copy()
setval8.clear()
setval9 = {x for x in range(10) if x % 2} # Set comprehension; since Python 2.7
filew = open('p3_group_x_p1_imem.txt','w')
sl=str(setvall).split('{'
sl=sl[1].split('}')
sl=sl[0].split(',')
s2=str(setval2).split('{')
s2=s2[1].split('}')
s2=s2[0].split(',')
filew.write(sl[0])
filew.write(sl[1])
filew.close()
filew = open('p3 group x p2 imem.txt','w')
filew.write(s2[0])
filew.write(s2[1])
filew.close()
```

#### Machine Code



import dis

```
def machinecode(alist):
```

a=10

b=20

if (a+b) % 2 ==0:

print('Sum is even')

s=a+b

if (a+b) % 2 !=0:

print('Sum is even')

```
s=a+b-1
```

#### return s

#### ## Codes used

dis.dis(machinecode)

byte\_code = dis.Bytecode(machinecode)

for instr in byte\_code:

print(instr.opname)

- 4 0 LOAD\_CONST 1 (10)
  - 2 STORE\_FAST 1 (a)
- 5 4 LOAD\_CONST 2 (20)
  - 6 STORE\_FAST 2 (b)
- 7 8 LOAD\_FAST 1 (a)
  - 10 LOAD\_FAST 2 (b)
  - 12 BINARY\_ADD
  - 14 LOAD\_CONST 3 (2)
  - 16 BINARY\_MODULO
  - 18 LOAD\_CONST 4 (0)
  - 20 COMPARE\_OP 2 (==)
  - 22 POP\_JUMP\_IF\_FALSE 40
- 8 24 LOAD\_GLOBAL 0 (print)
  - 26 LOAD\_CONST 5 ('Sum is even')

28	CALL	FUNCTION	1
	C/ \LL	1 011011	_

30 POP\_TOP

34 LOAD\_FAST 2 (b)

36 BINARY\_ADD

38 STORE\_FAST 3 (s)

#### 11 >> 40 LOAD\_FAST 1 (a)

42 LOAD\_FAST 2 (b)

44 BINARY\_ADD

46 LOAD\_CONST 3 (2)

48 BINARY\_MODULO

50 LOAD\_CONST 4 (0)

52 COMPARE\_OP 3 (!=)

54 POP\_JUMP\_IF\_FALSE 76

#### 12 56 LOAD\_GLOBAL 0 (print)

58 LOAD\_CONST 5 ('Sum is even')

60 CALL\_FUNCTION 1

62 POP\_TOP

#### 13 64 LOAD\_FAST 1 (a)

66 LOAD\_FAST 2 (b)


68 BINARY\_ADD

70 LOAD\_CONST 6 (1)

72 BINARY\_SUBTRACT

74 STORE\_FAST 3 (s)

# Part D) ISA package



1. and 2. Machine code

### **Algorithm and Machine Code for Program 1:**

addi \$t2, 3	0 100 10 11
addi \$t2, 2	0 100 10 10
addi \$t3, 3	0 100 11 11
addi \$t3, 3	0 100 11 11
addi \$t3, 3	0 100 11 11
addi \$t3, 3	0 100 11 11
addi \$t3, 3	0 100 11 11
addi \$t3, 2	0 100 11 10
. ,	
loop:	
bne \$s0	1 1110000
BezDec 7	0 0100 111
next:	
bne \$t2	1 110 11 10
BezDec 4	0 0100 100
add \$t1, \$t0	1 001 01 00
subi \$t2	0 101 10 10
jump 'next'	0 010 1000
next2:	
sub \$t3, \$t1	1 101 11 01
bne \$s0	1 1110000
BezDec 7	0 0100 111
slt \$t3	1 100 01 11
add \$t3, \$t1	1 001 11 01
BezDec 3	0 0100 011
sub \$t1, \$t3	1 101 01 11
jump 'next2'	0 010 0111
down:	
addi \$t2, 3	0 100 10 11
addi \$t2, 2	0 100 10 10
bne \$s0	1 1110000
BezDec 5	0 0100 101
subIn \$s0, 1	1 0110110
sub \$t0, \$t0	1 101 00 00
add \$t0, \$t1	1 001 00 01
jump 'loop'	0 1010101
.,	
exit:	4 000 0400
store \$t1, 0(0x2004)	1 000 0100
halt	0 000 0000

# Algorithm and Machine Code for Program 2:

#Assume everything is equal to zero	at first
#\$t0 = 00	
#\$t1 = 01	
#\$t2 = 10	
#\$t3 = 11	
addi \$t0, 3	0 100 00 11
addi \$t0, 3	0 100 00 11
addi \$t0, 3	0 100 00 11
addi \$t0, 3	0 100 00 11
addi \$t0, 3	0 100 00 11
addi \$t0, 3	0 100 00 11
addi \$t0, 2	0 100 00 10
addi \$t1, 3	0 100 01 11
addi \$t1, 3	0 100 01 11
addi \$t1, 3	0 100 01 11
addi \$t1, 3	0 100 01 11
addi \$t1, 3	0 100 01 11
addi \$t1, 3	0 100 01 11
addi \$t1, 3	0 100 01 11
addi \$t1, 3	0 100 01 11
addi \$t1, 3	0 100 01 11
addi \$t1, 3	0 100 01 11
addi \$t1, 2	0 100 01 10
next:	
loadi 0(0x200C)	0 011 1100
next2:	
loadi 0(0x2000)	0 011 0000
load \$t2	1 01110 10
subi \$t1	0 101 10 01
xor \$t2, \$t3	0 110 10 11
sub \$t0, \$0	1 101 00 00

bne \$t0 BezDec 7	1 110 11 00 0 0100 111
next3: bne \$t1 BezDec 5 subi \$t1 andi5 1 srl5 1 jump 'next3'	1 110 11 01 0 0100 101 0 101 10 01 1 11110 01 1 01111 01 1 010 010
next4: bne \$t0 BezDec 7 loadi 0(0x2010) load \$t3 subi \$t0 loadi 0(0x2004) blt4 \$t1 bne \$t1 bne \$t0 BezDec 7 BezDec 5 beq4 \$t1 bne \$t1 BezDec 7 jump 'first branch'	1 110 11 00 0 0100 111 0 011 0000 1 01110 11 0 101 10 00 0 011 0100 0 00001 01 1 110 11 01 1 110 11 00 0 0100 111 0 0100 01 1 110 11 01 0 0100 111 0 0100 111
score: sub \$t2, \$t2 bne \$t0 BezDec 7 addi \$t2, 1 store \$t1, 0(0x2004) bne \$t1 BezDec 3 store \$t2, 0(0x2008) jump 'first branch'	1 101 10 10 1 110 11 00 0 0100 111 0 100 01 01 1 000 0100 1 110 11 01 0 0100 011 1 000 1000 0 1010101
best count: sub \$t2, \$t2 addi \$t2, 1 bne \$t0	1 101 10 10 0 100 01 01 1 110 11 00

BezDec 3 0 0100 011 store \$t2, 0(0x2008) 1 000 1000 jump 'first branch' 0 1010101

exit:

halt 0 000 0000

#### 3, 4 (DATA MEM)

#### **Pattern and Phython code**

#Assume everything is equal to zero at first

```
setval1 = set()
                        # A new empty set
setval1.add("00")
                          # Add a single member
setval1.update(["11", "10"])
setval1 |= set(["10", "11"])
if "cat" in setval1:
                         # Membership test
 setval1.remove("00")
setval1.discard("101")
print(setval1)
for item in setval1:
                          # Iteration AKA for each element
 print(item)
print("Item count:", len(setval1))
#1stitem = setval1[0]
isempty = len(setval1) == 0
setval1 = {"00011", "1111"}
#setval1 = {}
setval1 = set(["01010", "00011"])
```


```
setval2 = set(["10101", "00011"])
setval3 = setval1 & setval2
                                    # Intersection
setval4 = setval1 | setval2
                                    # Union
setval5 = setval1 - setval3
                                   # Set difference
setval6 = setval1 ^ setval2
                                    # Symmetric difference
issubset = setval1 <= setval2
                                   # Subset test
issuperset = setval1 >= setval2
                                    # Superset test
setval7 = setval1.copy()
                                 # A shallow copy
setval7.remove("00011")
print(setval7.pop())
setval8 = setval1.copy()
setval8.clear()
setval9 = \{x \text{ for } x \text{ in range}(10) \text{ if } x \% 2\} \# \text{ Set comprehension}; \text{ since Python 2.7}
#print(setval1, setval2, setval3, setval4, setval5, setval6, setval7, setval8, setval9, issubset, issuperset)
filew = open('p3_group_x_p1_imem.txt','w')
s1=str(setval1).split('{')
s1=s1[1].split('}')
s1=s1[0].split(',')
s2=str(setval2).split('{')
s2=s2[1].split('}')
s2=s2[0].split(',')
filew.write(s1[0])
filew.write(s1[1])
filew.close()
filew = open('p3_group_x_p2_imem.txt','w')
filew.write(s2[0])
```

# filew.write(s2[1])


### filew.close()

#### 5. HW Schematics

### A. ALU Schematic



### B. CPU Datapath design



### C. Control logic design

INST	OP	RegWrt	ALUctr	Branch	Memwrt	MemtoReg
Load	1 000	1	1	0	1	1
Store	1 011	0	1	0	0	0
shl	0 001	1	0	0	0	0
sll	0 100	1	0	0	0	0
BezDec	0 010	0	0	1	0	0
xori	0 110	1	0	0	0	0
andi	0 111	1	0	0	0	0
jump	1 010	0	0	1	0	1
sub	1 101	1	0	0	0	0
loadi	0 011	1	1	0	1	1
blt4	0 000	0	0	0	0	0
beq4	1 100	0	0	0	0	0
andi5	1 111	1	0	0	0	0
srl5	1 011	1	0	0	0	0