Table of Contents

A)	ISA	Intro	. 2
1.	. Ir	ntroduction	. 2
2.	. Ir	nstruction List	. 2
3.	. R	Register Design	. 2
4.	. (Control Flow (Branches)	. 3
5.	. С	Oata addressing modes	. 3
B)	Ans	swers to Questions	. 4
C)	ISA	Package	. 4
1.	. ^	Algorithms (in assembly code) of the two programs	. 4
2.	. ^	Machine code for P1 and P2	11
3.	. Р	attern C and D	16
4.	. Р	Python Simulator Code	16
5.	. ⊢	Hardware Schematics	16
	a.	ALU schematic	16
	b.	CPU Datapath	17
	C.	Control logic	17

11/01/2018

A) ISA Intro

1. Introduction

Name of Architecture: JHT

Overall Philosophy:

The philosophy behind this architecture is to have an efficient and user-friendly ISA Design.

Goals:

- o Achieve Modular Exponentiation Program for any 16-bit P and Q
- o Achieve Best Match Count Program for any best-matching score

2. Instruction List

Instruction	Format	Opcode	Example
Add	Add Rx, Ry	000 xx yy	Rx = Rx + Ry
Sub	Sub Rx, Ry	001 xx yy	Rx = Rx - Ry
load	Load Rx, (Ry)	010 xx yy	Rx <- M[Ry]
Store	Store Rx, (Ry)	011 xx yy	M[Ry] <- Rx
Jump	Jump Rx	100 00 xx	PC -= Rx
bezR1	bezR1 Rx	101 00 xx	If R1==0, PC += Rx
SItR1	SItR1 Rx, Ry	110 xx yy	if Rx < Ry, R1 = 1
Init	Init Rx, imm	111 0 xx i	Rx = imm
ShiftL	ShiftL	111 10 00	R2 <<
ShiftR	ShiftR	111 10 01	R2 >>
AndR3	AndR3	111 11 01	R3 AND 1
XorR2R1	XorR2R1	111 11 00	R2 = R2 XOR R1

3. Register Design

Number of registers: 4 (R0 to R3)

R1 is for testing purposes when using bezR1 or sltR1.

4. Control Flow (Branches)

Branches supported:

- o <u>Jump:</u> only goes backward, based on value in register Rx
- bezR1: branch if R1 == 0, only goes forward, based on value in register Rx
- Target address calculus: $PC = PC \pm Rx$

Maximum branch distance:

- o For Jump: Rx (bin) = value of Rx (only goes backward)
- o For bezR1: Rx (bin) = value of Rx (only goes forward)

Examples:

Assembly Instruction	Machine Code	Function
Jump R2	1100 0010	PC = PC - R2
bezR1 R0	0101 0000	<u>If R1==0:</u> PC += R0 <u>Else:</u> PC++

5. Data addressing modes

What addressing modes are supported for data memory? How are the addresses calculated? Give examples of your assembly load / store instructions and their corresponding machine code.

- Addressing Modes: M[Rx] with Rx being a register with a 16-bit value
- Address Calculation: M[0] is the 16-bit word in address 0 of the data memory

• Examples:

Assembly Instruction	Machine Code	Function
Load RO, (R1)	0010 0001	R0 <- M[R1]
Store R2, (R3)	1011 1011	M[R3] <- R2

B) Answers to Questions

- 1. What are the most significant advantages of your ISA (with regard to the two programs, hardware implementation, ease of programming, etc.)? What are the main limitations? What are the main compromises that you have done to make things work, rather than perfecting everything?
- 2. What have you done towards the goals of low DIC and HW simplification? What could have been done differently to better optimize for each of the two goals, if to start over?
- 3. Reflect on this project(1-3) experience:
- a. What did you learn from this project? What was the best / worst thing about it?
- b. What advice would you give to someone taking this project in a future semester?
- c. How would you describe the value of this project experience in a job interview?

C) ISA Package

1. Algorithms (in assembly code) of the two programs

//R0 = 1

//R1 = 1

Program 1 (ME):

init RO, 1

init R1, 1

```
init R3, 0
                                     //R3 = 0
       load R2, (R3)
                                     //R2 = M[R3=0] = p
       add R0, R0
                                     //R0 = R0 + R0 = 2
       add R0, R1
                                     //R0 = R0 + R1 = 3
                                     //R0 = R0 + R0 = 6
       add R0, R0
loop:
       init R1, 0
                                     //R1 = 0
       sltR1 R3, R2
                                     //if R3 < R2, R1 = 1
       bezR1 R0
                                     //R1 = 0, jump to location in R0 (mod)
       init R1, 1
                                     //R1 = 1
       add R3, R1
                                     //R3 = R3 + R1 = i + 1
       add R0, R0
                                     //R0 = R0 + R0 = 12
       init R1, 1
                                     //R1 = 1
       add R1, R1
                                     //R1 = 2
       add R1, R1
                                     //R1 = 4
```

//store result into memory and we are done

store R0, (R3)

Program 2 (BMC):

```
Init R2, 1
                              //R2 = 1
ShiftL
                              //R2 = 2
                              //R2 = 4
ShiftL
ShiftL
                              //R2 = 8
ShiftL
                              //R2 = 16 comparison bits
Add R3, R2
                              //R3 = 16
Init R2, 1
                              //R2 = 1
Store R3, (R2)
                              //M[1] = 16 compare bits
Add R2, R2
                              //R2=2
Init R1, 0
                              //R1=0
Store R1, (R2)
                              //M[2]=0
```

R0=M[4] is the store dest of done

Note that each loop location has been preset in data memory locations so it would be declared in an array just like this project's comparing array

R0 = M[5] is the store dest of one

R0 = M[6] is the store dest of L2

R0 = M[7] is the store dest of best2

R0 = M[8] is the store dest of best

R0 = M[9] is the store dest of finish

R0 = M[10] is the store dest of exit

R0 = M[11] is the store counter for amount of numbers

*/

L1:

Init R1, 1	//R1=1
Init R2, 1	//R2=1
Add R1, R1	//R1=2
Add R1, R2	//R1=3
Load R0, (R1)	//R0=Array from M[3]
Add R1, R2	//R1=4
Load R1, (R1)	//R1=Counter for 1 bits M[4]
Init R2, 1	//R2=1
Add R3, R2	//R3 = R3 + R2
Init R2, 0	//R2 = 0

Project 3: ISA Simulation

Store R2, (R3) //M[R3] <- R2 Load R2, (R0) //R2 <- M[R0]

XORR2R1 //

L2: //loop to XOR bits

Init R1, 0 //R1=0

XORR2R1 //conditional to see if we should quit looping based

upon incrementally anding xored value with 1 and shifting right

init r3, 0 //R3=0

SItR1 R3, R2 //as long as xored valued is not zero then do not quit

this loop

BezR1, R0 //jump/quit to done

Add R3, R2 //R3 now equals xored value as well

Init R2, 1 //R2=1

ShiftL //shift xor

Add R2, R1 //R2 = 3 or m[3]

Store R3, (R2) //current xor gets stored in m[3]

ANDR3 //AND xor lsb with 1

ShiftR //XOR/2 or get rid of LSB in XOR

Init R1, 1 //R1 = 1

SItR1 R3, R1 //check if AND value is equal to 1

Load R0, (R2) //R0 = memory location of where to jump

BezR1 R0 //if the ANDR3 was a 1AND1 then we will jump to

'one' func

Init R1. 1 //R1 = 1

Add R2, R1 //memory location of L2 loop

Load R0, (R2) //load L2 location for upcoming jump

ShiftR //memory is now looking at XOR

```
Group 9
                                  Project 3: ISA Simulation
                                    //load XOR for L2 initial conditionals
       Load R2, (R2)
       Jump R0
                                    //jump back to beginning of this loop
one:
       Init R1, 1
                                    //R1 = 1
       Sub R2, R1
                                    //R2 = M[4]
       ShiftR
                                    //R2 = M[2]
       Load R1, (R2)
                                    //load number of ones in counter
       Init R3, 1
                                    //R3 = 1
       Add R1, R3
                                    //add one to counter since we found a 1 from XOR
       value in previous loop
                                    //store this into counter value in memory
       Store R1, (R2)
       Add R2, R3
                                    //move memory location to XOR location
       init RO, 1
                                    //R0 = 1
       Add R0, R2
                                    //R0 = M[4]
       Load R2, (R2)
                                    //R2 = XOR  value
       Init R3, 1
                                    //R3 = 1
       Add R0, R3
                                    //R0 = M[5]
       Add R0, R3
                                    //R0 = M[6]
       Load R1, (R3)
                                    //load location of 'L2' or previous loop
                                    //jump to L2
       Jump R1
done:
       Init RO, 1
                                    //R0 = 1
       Load R3, (R0)
                                    //R3 = 16 bits of 1111111111111111
       Init R2, 1
                                    //R2 = 1
       ShiftL
                                    //R2 = 2
       Load R0, (R2)
                                    //R0 = 1's counted from loop operations Xor/AND
       Sub R3, R0
                                    //111... - # of 1's
       Init R2, 0
                                    //R2 = 0
       Load R1, (R2)
                                    //R1 = M[0] = top score
       Sub R1, R3
                                    //check to see if R3 total is equal to top score
       Init RO, 1
                                    //R0 = 1
       Init R2, 1
                                    //R2 = 1
```

//R2 = 2

//R2 = 4

//R2 = 5

ShiftR

ShiftR

Add R2, R0

best:

ECE 366 - Fall 2018 **Project 3: ISA Simulation**

```
Add R2, R0
                                     //R2 = 6
       Add R2, R0
                                     //R2 = 7
       load R0, (R2)
                                     //R0 is now location of 'best2' since top and xor were
       equal we will add 1 to best matching counter
       BezR1, RO
                                     //branch to location of 'best2' based upon condition
       stated above
       Init RO, 1
                                     //R0 = 1
       Add R0, R2
                                     //R0 = location of 'best' in memory M[8]
       Init R2, 0
                                     //R2 = 0
       load R2, (R2)
                                     //R2 = M[0] = top score
       sltR1, R3, R2
                                     //check if current xor has more matching bits than
       the previous best score
       load R2, (R0)
                                     //R2 = location 'best' loop now
       BezR1, R2
                                     //branch if xor matching bits is greater than the
       previous best score
       init R2, 1
                                     //reset R2 to 1 if above condition didn't branch
       add R0, R2
                                     //R0 = 9
       Load R0, (R0)
                                     //R0 = M[9] = location of finish
       Jump R0
                                     //jump to finish
       Init RO, 0
                                     //R0 = 0
       Store R3, (R0)
                                     //store new top score R3 in M[0]
       Init RO, 1
                                     //R0 = 1
       Add R0, R0
                                     //R0 = 2
       Init R1, 0
                                     //R1 = 0
       Store R1, (R0)
                                     //M[2] total number of best matching #'s reset to 0
best2:
       init RO, 1
                                     //R0 = 1
       Add R0, R0
                                     //R0 = 2
       load RO, (RO)
                                     //R0 = M[2]
       Init R1, 1
                                     //R1 = 1
       Add R0, R1
                                     //R0 = R0 + R1
finish:
       init R2, 1
                                     //R2 = 1
       ShiftL
                                     //R2 = 2
       init RO, 1
                                     //R0 = 1
```

ECE 366 – Fall 2018 Project 3: ISA Simulation

```
Add R0, R2
                             //R0 = 3
load R2, (R0)
                             //R2 = M[3] loads array values into R2
shift left up until 16 bits has passed and we now use a new value in the array for
the next iterations of checking for best scores/matches
*/
ShiftL
ShiftL
ShiftL
ShiftL
ShiftL
Store R2, (R0)
                             //store value so we can use it once we loop back
Init R2, 1
                             //R2 = 1
Sub RO, R2
Sub RO, R2
Sub RO, R2
Sub R0, R2
Sub R0, R2
                             //R0 = 11
load R1, (R0)
                             //counter is loaded from how many numbers are in
array
Add R1, R2
                             //counter++
Sub RO, R2
                             //R0 = 10
Init R2, 0
                             //R2 = 0
Add R2, R0
                             //R2 = R0 = 10
ShiftL
                             //R2 = 20
Init RO, 1
                             //R1 = 1
Add R2, R0
                             //R2 = 21
Add R2, R0
                             //R2 = 22
Add R2, R0
                             //R2 = 23
Add R2, R0
                             //R2 = 24
Add R2, R0
                             //R2 = 25
ShiftL
                             //R2 = 50
ShiftL
                             //R2 = 100
SItR1 R1, R2
                             //if R1<100
Init RO, 1
                             //R0 = 1
```

Group 9	ECE 366 – Fall 2018 Project 3: ISA Simulation	11/01/2018
Init R2, 1	//R2 = 1	
Add R2, R0	//R2 = 2	
Add R2, R0	//R2 = 3	
Add R2, R2	//R2 = 6	
ShiftL	//R2 = 12	
Sub R2, R0	//R2 = 11	
Sub R2, R0	//R2 = 10	
load R0, (R2)	//R0 = M[10] is the location of exit	
bezR1, R0	//branch to exit	
Init RO, 1	//initiate R0 back to 1 if we don't exit	
Sub R2, R0		
Sub R2, R0		
Sub R2, R0		
Sub R2, R0	//R2 = 6 address of L2 in memory	
Load RO, (R2)	//R0 = M[6] is the location of L2	
Jump R0	//jump to L2	
exit:		
Init RO, 1	//R0 = 1	
Add RO, RO	//R0 = 2	
Load RO, (RO)	//R0 = M[2]	

2. Machine code for P1 and P2

Program 1 (ME):

Program 2 (BMC):

Group 9	ECE 366 – Fall 2018
	Project 3: ISA Simulation


11/01/2018

3. Pattern C and D

4. Python Simulator Code

5. <u>Hardware Schematics</u>

a. ALU schematic




If F_{2:0} picks:

- 000 we get "Init A,0"
- 001 we get "Init A,1"
- 010 we get "ShiftL" or "ShiftR"
- 011 we get "XorR2R1"
- 100 we get "AndR3"
- 101 we get "Sub" or "Add"
- 110 we get "sltR1"
- 111 is grounded so it cannot be picked from the MUX

ECE 366 – Fall 2018 Project 3: ISA Simulation

b. CPU Datapath



c. Control logic

Instr	Ор	RegWrite	BitAccept	ALUControl	Branch	MemWrite	MemtoReg	ALUOp
Add	000	1	0	0	0	0	0	10
Sub	001	1	0	0	0	0	0	10
Load	010	1	0	1	0	0	1	00
Store	011	0	0	1	0	1	0	00
Jump	10000	0	0	0	1	0	0	01
bezR1	10100	0	0	0	1	0	0	01
SltR1	110	0	0	0	0	0	0	10
<u>Init</u>	1110	1	1	0	0	0	0	10
ShiftL	1111000	1	0	0	0	0	0	10
ShiftR	1111001	1	0	0	0	0	0	10
AndR3	1111101	1	0	0	0	0	0	10
XorR2R1	1111100	1	0	0	0	0	0	10