

## Table of Contents

---

A) ISA Intro.....	2
1. Introduction .....	2
2. Instruction List .....	2
3. Register Design.....	2
4. Control Flow (Branches).....	3
5. Data addressing modes .....	3
B) Answers to Questions.....	4
C) ISA Package .....	4
1. Algorithms (in assembly code) of the two programs.....	4
2. Machine code for P1 and P2.....	11
3. Pattern C and D.....	16
4. Python Simulator Code .....	16
5. Hardware Schematics .....	18
a. ALU schematic .....	18
b. CPU Datapath.....	18
c. Control logic .....	19

# A) ISA Intro

---

## 1. Introduction

- **Name of Architecture:** JHT
- **Overall Philosophy:**

The philosophy behind this architecture is to have an efficient and user-friendly ISA Design.

- **Goals:**
  - Achieve Modular Exponentiation Program for any 16-bit P and Q
  - Achieve Best Match Count Program for any best-matching score

## 2. Instruction List

Instruction	Format	Opcode	Example
Add	Add Rx, Ry	000 xx yy	Rx = Rx + Ry
Sub	Sub Rx, Ry	001 xx yy	Rx = Rx - Ry
load	Load Rx, (Ry)	010 xx yy	Rx <- M[Ry]
Store	Store Rx, (Ry)	011 xx yy	M[Ry] <- Rx
Jump	Jump Rx	100 00 xx	PC -= Rx
bezR1	bezR1 Rx	101 00 xx	If R1==0, PC += Rx
sltR1	sltR1 Rx, Ry	110 xx yy	if Rx < Ry, R1 = 1
Init	Init Rx, imm	111 0 xx i	Rx = imm
ShiftL	ShiftL	111 10 00	R2 <<
ShiftR	ShiftR	111 10 01	R2 >>
AndR3	AndR3	111 11 01	R3 AND 1
XorR2R1	XorR2R1	111 11 00	R2 = R2 XOR R1

## 3. Register Design

**Number of registers:** 4 (R0 to R3)

R1 is for testing purposes when using bezR1 or sltR1.

#### 4. Control Flow (Branches)

- **Branches supported:**
  - Jump: only goes backward, based on value in register Rx
  - bezR1: branch if R1 == 0, only goes forward, based on value in register Rx
- **Target address calculus:**  $PC = PC \pm Rx$
- **Maximum branch distance:**
  - For Jump: Rx (bin) = value of Rx (only goes backward)
  - For bezR1: Rx (bin) = value of Rx (only goes forward)
- **Examples:**

Assembly Instruction	Machine Code	Function
Jump R2	1100 0010	$PC = PC - R2$
bezR1 R0	0101 0000	If <u>R1==0</u> : $PC += R0$ Else: <u>PC++</u>

#### 5. Data addressing modes

What addressing modes are supported for data memory? How are the addresses calculated? Give examples of your assembly load / store instructions and their corresponding machine code.

- **Addressing Modes:**  $M[Rx]$  with Rx being a register with a 16-bit value
- **Address Calculation:**  $M[0]$  is the 16-bit word in address 0 of the data memory
- **Examples:**

Assembly Instruction	Machine Code	Function
Load R0, (R1)	0010 0001	$R0 \leftarrow M[R1]$
Store R2, (R3)	1011 1011	$M[R3] \leftarrow R2$

## B) Answers to Questions

---

1. What are the most significant advantages of your ISA (with regard to the two programs, hardware implementation, ease of programming, etc)? What are the main limitations? What are the main compromises that you have done to make things work, rather than perfecting everything?
2. What have you done towards the goals of low DIC and HW simplification? What could have been done differently to better optimize for each of the two goals, if to start over?
3. Reflect on this project(1-3) experience:
  - a. What did you learn from this project? What was the best / worst thing about it?
  - b. What advice would you give to someone taking this project in a future semester?
  - c. How would you describe the value of this project experience in a job interview?

## C) ISA Package

---

### 1. Algorithms (in assembly code) of the two programs

#### Program 1 (ME):

init R0, 1	//R0 = 1
init R1, 1	//R1 = 1
init R3, 0	//R3 = 0
load R2, (R3)	//R2 = M[R3=0] = p
add R0, R0	//R0 = R0 + R0 = 2
add R0, R1	//R0 = R0 + R1 = 3
add R0, R0	//R0 = R0 + R0 = 6

#### loop:

init R1, 0	//R1 = 0
sltR1 R3, R2	//if R3 < R2, R1 = 1
bezR1 R0	//R1 = 0, jump to location in R0 (mod)
init R1, 1	//R1 = 1
add R3, R1	//R3 = R3 + R1 = i + 1
add R0, R0	//R0 = R0 + R0 = 12
init R1, 1	//R1 = 1
add R1, R1	//R1 = 2
add R1, R1	//R1 = 4

```

store R0, (R1)      //R0 = 12 -> M[R1=4]
load R1, (R1)       //R1 = 12
add R0, R1          //R0 = R0 + R1 = 24
add R0, R0          //R0 = R0 + R0 = 36
jump R2             //PC = PC - 14

```

## //2nd Part: Mod Calculus

## mod:

```

init R3, 0          //R3 = 0 in which we will store R0 = 6^p
store R0, (R3)      //Store the value of 6^p in M[0]
init R1, 1          //Set R1 = 1
add R3, R1          //increment R3 by 1 to save 17 w/o overwriting 6^p
init R2, 1          //Set R2 = 1
ShiftL             //Shift R2 left until it gets to 16 (1 -> 10)
ShiftL             //shift from 10 -> 100
ShiftL             //Shift from 100 -> 1000
ShiftL             //Shift from 1000 -> 10000
Add R2, R1          //Then R2 = R2 + R1 = 17 (10000 + 1 = 10001)
Store R2, (R3)      //save 17 (R2) in memory

```

## shifting:

```

ShiftL             //loop the shifting
ShiftL             //Shift R2 left until R2 > 6^p
sltR1 R0, R2       //If R0 (6^p) < R2, R1 = 1 else R1 = 0
bezR1 R3           //if R1 = 1
sub R3, R1         //move R3 to 6^p
load R0, (R3)      //R0=6^p
add R3, R1         //move R3 to read 17 from mem
load R3, (R3)      //load 17 into R3 from R3

```

sub17: //this is where we loop a subtraction of the shifted 17...for example  
100010000000 - 17 repeatedly until under 6^p

```

Sub R2, R3         //While (R2 > 6^p): R2 = R2 - 17
sltR1 R0, R2       //10001..<6^p, R1=1
bezR1 R3           //since R1=1 go back 4 to sub17 loop position
sub R0, R2         //Result = 6^p - R2 = 6^p mod 17
store R0, (R3)     //store result into memory and we are done

```

**Program 2 (BMC):**

```

Init R2, 1           //R2 = 1
ShiftL              //R2 = 2
ShiftL              //R2 = 4
ShiftL              //R2 = 8
ShiftL              //R2 = 16 comparison bits
Add R3, R2           //R3 = 16
Init R2, 1           //R2 = 1
Store R3, (R2)       //M[1] = 16 compare bits
Add R2, R2           //R2=2
Init R1, 0           //R1=0
Store R1, (R2)       //M[2]=0

```

```

/*

```

R0=M[4] is the store dest of done

Note that each loop location has been preset in data memory locations so it would be declared in an array just like this project's comparing array

R0 = M[5] is the store dest of one

R0 = M[6] is the store dest of L2

R0 = M[7] is the store dest of best2

R0 = M[8] is the store dest of best

R0 = M[9] is the store dest of finish

R0 = M[10] is the store dest of exit

R0 = M[11] is the store counter for amount of numbers

```

*/

```

**L1:**

```

Init R1, 1           //R1=1
Init R2, 1           //R2=1
Add R1, R1           //R1=2
Add R1, R2           //R1=3
Load R0, (R1)        //R0=Array from M[3]
Add R1, R2           //R1=4
Load R1, (R1)        //R1=Counter for 1 bits M[4]
Init R2, 1           //R2=1
Add R3, R2           //R3 = R3 + R2
Init R2, 0           //R2 = 0

```

```

Store R2, (R3)           //M[R3] <- R2
Load R2, (R0)            //R2 <- M[R0]
XORR2R1                  //
L2:                      //loop to XOR bits
Init R1, 0               //R1=0
XORR2R1                  //conditional to see if we should quit looping based
                          upon incrementally anding xored value with 1 and shifting right
init r3, 0               //R3=0
Sltr1 R3, R2              //as long as xored valued is not zero then do not quit
                          this loop
BezR1, R0                 //jump/quit to done
Add R3, R2                //R3 now equals xored value as well
Init R2, 1                //R2=1
ShiftL                   //shift xor
Add R2, R1                //R2 = 3 or m[3]
Store R3, (R2)            //current xor gets stored in m[3]
ANDR3                    //AND xor lsb with 1
Init R2, 1                //R2 = 1
ShiftL                   //R2 = 2
ADD R2, R1                //R2 = 3
Load R2, (R2)             //R2 = XOR
ShiftR                   //XOR/2 or get rid of LSB in XOR
Init R1, 1                //R1 = 1
Sltr1 R3, R1              //check if AND value is equal to 1
Init R2, 1                //R2 = 1
ShiftL                   //R2 = 2
ShiftL                   //R2 = 4
Add R2, R1                //R2 = 5
Load R0, (R2)             //R0 = memory location of where to jump
BezR1 R0                  //if the ANDR3 was a 1AND1 then we will jump to
                          'one' func
Init R1, 1                //R1 = 1
Add R2, R1                //memory location of L2 loop
Load R0, (R2)             //load L2 location for upcoming jump
ShiftR                   //memory is now looking at XOR

```

```
Load R2, (R2)           //load XOR for L2 initial conditionals
Jump R0                 //jump back to beginning of this loop
```

one:

```
Init R1, 1              //R1 = 1
Sub R2, R1              //R2 = M[4]
ShiftR                 //R2 = M[2]
Load R1, (R2)          //load number of ones in counter
Init R3, 1              //R3 = 1
Add R1, R3              //add one to counter since we found a 1 from XOR
                        value in previous loop
Store R1, (R2)          //store this into counter value in memory
Add R2, R3              //move memory location to XOR location
init R0, 1              //R0 = 1
Add R0, R2              //R0 = M[4]
Load R2, (R2)          //R2 = XOR value
Init R3, 1              //R3 = 1
Add R0, R3              //R0 = M[5]
Add R0, R3              //R0 = M[6]
Load R1, (R3)          //load location of 'L2' or previous loop
Jump R1                //jump to L2
```

done:

```
Init R0, 1              //R0 = 1
Load R3, (R0)          //R3 = 16 bits of 1111111111111111
Init R2, 1              //R2 = 1
ShiftL                 //R2 = 2
Load R0, (R2)          //R0 = 1's counted from loop operations Xor/AND
Sub R3, R0              //111... - # of 1's
Init R2, 0              //R2 = 0
Load R1, (R2)          //R1 = M[0] = top score
Sub R1, R3              //check to see if R3 total is equal to top score
Init R0, 1              //R0 = 1
Init R2, 1              //R2 = 1
ShiftR                 //R2 = 2
ShiftR                 //R2 = 4
Add R2, R0              //R2 = 5
```



```

Add R2, R0          //R2 = 6
Add R2, R0          //R2 = 7
load R0, (R2)       //R0 is now location of 'best2' since top and xor were
                    equal we will add 1 to best matching counter
BezR1, R0           //branch to location of 'best2' based upon condition
                    stated above
Init R0, 1          //R0 = 1
Add R0, R2          //R0 = location of 'best' in memory M[8]
Init R2, 0          //R2 = 0
load R2, (R2)       //R2 = M[0] = top score
sltR1, R3, R2       //check if current xor has more matching bits than
                    the previous best score
load R2, (R0)       //R2 = location 'best' loop now
BezR1, R2           //branch if xor matching bits is greater than the
                    previous best score
init R2, 1          //reset R2 to 1 if above condition didn't branch
add R0, R2          //R0 = 9
Load R0, (R0)       //R0 = M[9] = location of finish
Jump R0             //jump to finish

```

**best:**

```

Init R0, 0          //R0 = 0
Store R3, (R0)      //store new top score R3 in M[0]
Init R0, 1          //R0 = 1
Add R0, R0          //R0 = 2
Init R1, 0          //R1 = 0
Store R1, (R0)      //M[2] total number of best matching #'s reset to 0

```

**best2:**

```

init R0, 1          //R0 = 1
Add R0, R0          //R0 = 2
load R0, (R0)       //R0 = M[2]
Init R1, 1          //R1 = 1
Add R0, R1          //R0 = R0 + R1

```

**finish:**

```

init R2, 1          //R2 = 1
ShiftL              //R2 = 2
init R0, 1          //R0 = 1

```

```
Add R0, R2           //R0 = 3
load R2, (R0)         //R2 = M[3] loads array values into R2
/*
shift left up until 16 bits has passed and we now use a new value in the array for
the next iterations of checking for best scores/matches
*/
ShiftL
ShiftL
ShiftL
ShiftL
ShiftL
Store R2, (R0)        //store value so we can use it once we loop back
Init R2, 1            //R2 = 1
Sub R0, R2
Sub R0, R2
Sub R0, R2
Sub R0, R2
Sub R0, R2           //R0 = 11
load R1, (R0)         //counter is loaded from how many numbers are in
array
Add R1, R2            //counter++
Sub R0, R2            //R0 = 10
Init R2, 0            //R2 = 0
Add R2, R0            //R2 = R0 = 10
ShiftL               //R2 = 20
Init R0, 1            //R1 = 1
Add R2, R0            //R2 = 21
Add R2, R0            //R2 = 22
Add R2, R0            //R2 = 23
Add R2, R0            //R2 = 24
Add R2, R0            //R2 = 25
ShiftL               //R2 = 50
ShiftL               //R2 = 100
Sltr R1, R1, R2       //if R1<100
Init R0, 1            //R0 = 1
```

Init R2, 1	//R2 = 1
Add R2, R0	//R2 = 2
Add R2, R0	//R2 = 3
Add R2, R2	//R2 = 6
ShiftL	//R2 = 12
Sub R2, R0	//R2 = 11
Sub R2, R0	//R2 = 10
load R0, (R2)	//R0 = M[10] is the location of exit
bezR1, R0	//branch to exit
Init R0, 1	//initiate R0 back to 1 if we don't exit
Sub R2, R0	
Sub R2, R0	
Sub R2, R0	
Sub R2, R0	//R2 = 6 address of L2 in memory
Load R0, (R2)	//R0 = M[6] is the location of L2
Jump R0	//jump to L2
 <b>exit:</b>	
Init R0, 1	//R0 = 1
Add R0, R0	//R0 = 2
Load R0, (R0)	//R0 = M[2]

## 2. Machine code for P1 and P2

### **Program 1 (ME):**

```

01110001
11110011
11110110
00101011
00000000
10000001
00000000
01110010
11101110
01010000
11110011
10001101
00000000
11110011
00000101

```

00000101  
10110001  
10100101  
10000001  
00000000  
01000010  
11110110  
00110011  
11110011  
10001101  
11110101  
01111000  
01111000  
01111000  
01111000  
00001001  
10111011  
01111000  
11100010  
01010011  
00011101  
10100011  
10001101  
10101111  
00011011  
11100010  
01010011  
00010010  
00110011

**Program 2 (BMC):**

11110101  
01111000  
01111000  
01111000  
01111000  
10001110  
11110101  
10111110  
11110101  
00001010  
01110010  
00110110  
11110011  
11110101  
00000101  
00000110  
00100001

00000110  
10100101  
01110101  
10001110  
01110100  
10111011  
00101000  
11111100  
01110010  
11111100  
11110110  
11101110  
01010000  
10001110  
11110101  
01111000  
00001001  
10111110  
01111101  
11110101  
01111000  
00001001  
10101010  
11111001  
11110011  
11101101  
11110101  
01111000  
01111000  
00001001  
00100010  
01010000  
11110101  
00001001  
00100010  
01111001  
10101010  
11000000  
11110011  
10011001  
11111001  
10100110  
01110111  
10000111  
00110110  
10001011  
01110001  
10000010  
10101010

01110111  
00000011  
00000011  
00100111  
10000001  
01110001  
10101100  
11110101  
01111000  
00100010  
10011100  
01110100  
10100110  
00010111  
01110001  
11110101  
01111001  
01111001  
10001000  
10001000  
10001000  
00100010  
01010000  
01110001  
10000010  
01110100  
10101010  
11101110  
00101000  
01010110  
11110101  
10000010  
10100000  
11000000  
11110000  
00111100  
01110001  
00000000  
01110010  
10110100  
01110001  
00000000  
10100000  
11110011  
10000001  
11110101  
01111000  
01110001  
10000010

00101000  
01111000  
01111000  
01111000  
01111000  
01111000  
10111000  
11110101  
00010010  
00010010  
00010010  
00010010  
00010010  
00100100  
00000110  
00010010  
01110100  
10000010  
01111000  
01110001  
10001000  
10001000  
10001000  
10001000  
10001000  
01111000  
01111000  
01100110  
01110001  
11110101  
10001000  
10001000  
00001010  
01111000  
00011000  
00011000  
00100010  
11010100  
01110001  
00011000  
00011000  
00011000  
00011000  
00100010  
11000000  
01110001  
00000000  
10100000

### 3. Pattern C and D

### 4. Python Simulator Code

```

print("ECE366 Fall 2018 - Project 3 - Group 9 Python Simulator")
print()

def simulate(I,M):
    PC = 0
    DIC = 0
    Reg = [0,0,0,0]
    Memory = M

    print("##### Start of Simulation #####")

    finished = False
    while(not(finished)):
        fetch = I[PC]
        DIC += 1
        print(fetch)
        if (fetch[1:8] == "1111100"):
            result = Reg[2] ^ Reg[1]      #XorR2R1: R2 = R2 XOR R1
            Reg[2] = result
            PC += 1

        elif (fetch[1:8] == "1111101"):
            result = Reg[3] & 1          #AndR3: R3 = R3 AND 1
            Reg[3] = result
            PC += 1

        elif (fetch[1:8] == "1111001"):
            Reg[2] >> 1                  #ShiftR: R2 >>
            PC += 1

        elif (fetch[1:8] == "1111000"):
            Reg[2] << 1                  #ShiftL: R2 <<
            PC += 1

        elif (fetch[1:5] == "1110"):
            Rx = int(fetch[5:7],2)
            imm = int(fetch[7],2)
            Reg[Rx] = imm                #Init: Rx = imm
            PC += 1

        elif (fetch[1:4] == "110"):
            Rx = int(fetch[4:6],2)
            Ry = int(fetch[6:8],2)
            if(Reg[Rx] < Reg[Ry]):
                Reg[1] = 1              #SltR1: if Rx < Ry, R1 = 1
                PC += 1
            else:
                PC +=1

        elif (fetch[1:4] == "011"):
            Rx = int(fetch[4:6],2)
            Ry = int(fetch[6:8],2)
            Memory[Reg[Ry]] = Reg[Rx]   #Store: M[Ry] <- Rx
            PC += 1

```



```

elif (fetch[1:4] == "010"):
    Rx = int(fetch[4:6], 2)
    Ry = int(fetch[6:8], 2)
    Reg[Rx] = Memory[Reg[Ry]] # Load: M[Ry] -> Rx
    PC += 1

elif (fetch[1:4] == "001"): # Rx = Rx - Ry
    Rx = int(fetch[3:4], 2)
    Ry = int(fetch[5:6], 2)
    Reg[Rx] = Reg[Rx] - Reg[Ry]
    PC += 1

elif (fetch[1:4] == "000"): # Rx = Rx + Ry
    Rx = int(fetch[3:4], 2)
    Ry = int(fetch[5:6], 2)
    Reg[Rx] = Reg[Rx] + Reg[Ry]
    PC += 1

elif (fetch[1:6] == "10000"): # PC -= Rx
    Rx = int(fetch[5:7], 2)
    PC = PC - Reg[Rx]

elif (fetch[1:6] == "10100"): # If R1==0, PC += Rx
    Rx = int(fetch[5:7], 2)
    if (Reg[1] == 0):
        PC = PC + Reg[Rx]
    else:
        PC += 1

else:
    finished = True

print("***** Simulation finished *****")
print("Dynamic Instr Count: ", DIC)
print("Registers R0-R3: ", Reg)
print("Memory :", Memory)

def main():
    input_file = open("p3_group_9_p1_mc.txt", "r")
    input_pattern = open("patternA.txt", "r")
    Nlines = 0 # How many instrs total in input.txt
    Instruction = [] # all instructions will be stored here
    Memory = []

    for line in input_file:
        Instruction.append(line) # Copy all instruction into a list
        Nlines += 1

    for line in input_pattern:
        if (line == "\n"):
            continue
        line = line.replace("\n", "")
        Memory.append(int(line, 2))


    simulate(Instruction, Memory)

if __name__ == "__main__":
    main()

```

5. Hardware Schematics


## a. ALU schematic



If  $F_{2:0}$  picks:

- 000 we get "Init A,0"
- 001 we get "Init A,1"
- 010 we get "ShiftL" or "ShiftR"
- 011 we get "XorR2R1"
- 100 we get "AndR3"
- 101 we get "Sub" or "Add"
- 110 we get "sltR1"
- 111 is grounded so it cannot be picked from the MUX

## b. CPU Datapath



### c. Control logic

Instr	Op	RegWrite	BitAccept	ALUControl	Branch	MemWrite	MemtoReg	ALUOp
Add	000	1	0	0	0	0	0	10
Sub	001	1	0	0	0	0	0	10
Load	010	1	0	1	0	0	1	00
Store	011	0	0	1	0	1	0	00
Jump	10000	0	0	0	1	0	0	01
bezR1	10100	0	0	0	1	0	0	01
SltR1	110	0	0	0	0	0	0	10
Init	1110	1	1	0	0	0	0	10
ShiftL	1111000	1	0	0	0	0	0	10
ShiftR	1111001	1	0	0	0	0	0	10
AndR3	1111101	1	0	0	0	0	0	10
XorR2R1	1111100	1	0	0	0	0	0	10