VHDL ASSIGNMENT 4

1- Names

Loïc Duchesne - 261052490 Yassine Mimet - 260980175

2- Executive summary

For this lab, we wrote VHDL code for a 7-Segment LED Decoder (transform a BCD digit), and then we tested it on an Altera DE1-SoC board. We also used Quartus's timing analysis to find the circuit's critical path. We found it by using Quartus violating path in the compilation summary and then using the Timing Analyzer to find more information about the critical path.

3- Questions


1- VHDL explanation

BCD adder

We used the structural, we tried to implement it using two RCA's and a subpart that contains an OR gate and 2 AND gates. The subpart will take the fifth digit of the output (rc0_output(5)) of the first RCA (rca0), and will take it as an input for the OR gate. The two other inputs are just the outputs of the two AND gates. The first AND gate will take as input the second and the fourth first digits of the first RCA output, and the second AND gate will take as input the third and the fourth digits of the first RCA output. Then, the output of this subpart will be the output carry of the BCD adder. Finally, we get the second output S from the 2nd RCA. It will be only the 4 first digits of that RCA. That RCA takes two inputs, the first one being the first 4 digits of the 1st RCA's output. For the second input, we basically concatenated '0' & 'output_carry' & 'output_carry' & '0', so it will be either '0000' when the output carry is 0 or it will be '0110' if the output carry is 1.

```
-- Seven segment decoder
 2
 3
     library IEEE;
 4
     use IEEE.STD_LOGIC_1164.ALL;
 5
     use IEEE.NUMERIC_STD.ALL;
 6
 7
     library work;
 8
 9
   □entity seven_segment_decoder is
10
        port (code: in std_logic_vector(3 downto 0);
   11
               segments_out: out std_logic_vector(6 downto 0));
12
    end seven_segment_decoder;
13
14
   □architecture decoder of seven_segment_decoder is
15
   ⊟begin
16
     with code select
17
        segments_out <=
        "1000000"
                   when "0000"
18
                        "0001".
        "1111001"
19
                                     1
                   when
                        "0010".
        "0100100"
20
                   when
                                     2
                        "0011".
        "0110000"
21
                                     3
                   when
                         "0100".
22
        "0011001"
                   when
        "0010010"
                         "0101"
23
                                     5
                   when
                        "0110".
24
        "0000010"
                   when
                        "0111".
25
        "1111000"
                   when
                                    7
                        "1000".
26
        "0000000"
                   when
                   when "1001".
        "0010000"
27
        "1111111"
28
                   when others;
    <sup>L</sup>end decoder;
```

We used the code in the lab manual. This behavioral implementation of the 7-segment decoder transforms a BCD digit into a 7-bit number, each bit describing a segment. You can see that our code only cares about numbers from 0 to 9 (BCD digits). So basically, we use the select method to assign the value of the output. The 1 in the output means that the segment is off. Let's take '4' as an example; the BCD digit of 4 is 0011001, so we only turn off bit 0, bit 3, and bit 4.





```
loic duchesne wrapper.vhd
      Wrapper circuit for a seven segment decoder
      -- Authors: Loic Duchesne & Yassine Mimet
      library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
6
7
8
9
       library work:
    11
12
13
end loic_duchesne_wrapper;
     Barchitecture struct of loic_duchesne_wrapper is
    signal A_in, B_in : std_logic_vector(3 downto 0)
    signal bcd_s_out : std_logic_vector(3 downto 0);
    signal c_out : std_logic;
    signal bcd_c : std_logic_vector(3 downto 0);
           signal bcd_decoded_s, bcd_decoded_c : std_logic_vector(6 downto 0);
           -- A & B seven segment display
-- *Note: A & B decimal value is capped at 9.
           seven_segment_decoder0: entity work.seven_segment_decoder port map (A_in, decoded_A);
seven_segment_decoder1: entity work.seven_segment_decoder port map (B_in, decoded_B);
           -- AplusB seven segment display bcd_adder_main : entity work.bcd_adder_structural port map (A, B, bcd_s_out, c_out);
           bcd_c <= '0' & '0' & '0' & c_out;
           seven_segment_decoder2: entity work.seven_segment_decoder port map (bcd_s_out, bcd_decoded_s);
seven_segment_decoder3: entity work.seven_segment_decoder port map (bcd_c, bcd_decoded_c);
           decoded_AplusB <= bcd_decoded_c & bcd_decoded_s;</pre>
    end struct;
```


We first defined the entity as shown in the lab report. In the component part, we defined four signals (one 4-bit, one 1-bit, and two 7-bit) that we will use. We first used the 7-segment decoder to get the decoded value of A and B. To get the decoded value of A+B, we had first to perform a BCD addition to add A and B, which will give us a sum and a carry. We used the 7-segment decoder again to get the decoded value of the sum that will be the seven less significant digits in our 7-digit output for the other seven digits; it depended on the carry value. If the carry is 1, then we need to perform the transformation on 0001; if the carry is 0, then we need to perform the transformation on 0000; that's why we had to concatenate three zeros and c with C being out LSB, and then perform the transformation. In the end, we had to concatenate both 7-bit signals to have an output of 14 bits.

2- Timing analysis

```
1  set_max_delay -from [get_ports A[*]] -to [get_ports S[*]] 3
2  set_max_delay -from [get_ports B[*]] -to [get_ports S[*]] 3
3  set_max_delay -from [get_ports A[*]] -to [get_ports C[*]] 3
4  set_max_delay -from [get_ports B[*]] -to [get_ports C[*]] 3
5  set_operating_conditions -model fast -temperature 85 -voltage 1100
```








3- VHDL code for the wrapper circuit

```
•
                                                loic_duchesne_wrapper.vhd
 1 =-- Wrapper circuit for a seven segment decoder 2 | -- Authors: Loic Duchesne & Yassine Mimet
       library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
         library work;
     mentity loic_duchesne_wrapper is
      14
15
16
17
      □architecture struct of loic_duchesne_wrapper is

| signal A_in, B_in : std_logic_vector(3 downto 0);
| signal bcd_s_out : std_logic_vector(3 downto 0);
| signal c_out : std_logic;
| signal bcd_c : std_logic_vector(3 downto 0);
| signal bcd_decoded_s, bcd_decoded_c : std_logic_vector(6 downto 0);
18
19
20
21
22
23
24
25
26
27
28
29
30
31
33
34
35
36
37
38
     □ begin
□ -- A & B seven segment display
□ -- *Note: A & B decimal value is capped at 9.
              seven_segment_decoder0: entity work.seven_segment_decoder port map (A_in, decoded_A);
seven_segment_decoder1: entity work.seven_segment_decoder port map (B_in, decoded_B);
              -- AplusB seven segment display bcd_adder_main : entity work.bcd_adder_structural port map (A, B, bcd_s_out, c_out);
              bcd_c <= '0' & '0' & '0' & c_out;
              seven_segment_decoder2: entity work.seven_segment_decoder port map (bcd_s_out, bcd_decoded_s);
seven_segment_decoder3: entity work.seven_segment_decoder port map (bcd_c, bcd_decoded_c);
              decoded_AplusB <= bcd_decoded_c & bcd_decoded_s;</pre>
41 end struct;
```

4- Altera Board photo




5- Number of pins & logic modules


Logic utilization (in ALMs)	10 / 32,070 (< 1 %)
Total registers	0
Total pins	36 / 457 (8%)

4- Additional Pictures


BCD Adder structural RTL view:



7-Segment RTL view:



Wrapper RTL view:



5- Explanation of the results

For the timing analysis, we had to run a timing analysis on the BCD Adder we wrote last lab. To do that, we wrote an SDC file that established the different timing constraints. In that file, we also had to specify the model on which the timing analysis would display the timing closure recommendations. Afterwards, when we compile and get those recommendations, we get the results of the top 5 paths that have the worst timing for our circuit (the first timing analysis picture), with the top path being our critical path. We then opened that path in the Timing analyzer to get more information and its waveform as shown in the above pictures.

For the wrapper circuit, we had to first assign the outputs to the correct pin using the pin assignment tool provided in Quartus. This was done by consulting the FPGA's manual to find the individual pin codes. In the pictures, you can see that the switch assigned for B[2] and B[0] are on, giving B a value of 5. For A, all the switches are off which gives A a value of 0. This will output for AplusB 5 which is correctly shown in those pictures.

6- Conclusion

In conclusion, this lab allowed us to get an idea of how the timing analysis works that we'll be using in the following labs; during our timing analysis, we encountered a problem, the timing closure was only in the slow model, so we had to write that last line in the sdc to force the timing closure to appear in the fast model. We also got an idea of using the Altera DE1-SoC board and simulating our code in the board, which was working as a testbench in this case. We also had to use different switches because one switch wasn't working correctly, so we started from the left instead of the right.