# 150 mA, Low Noise, Low **Dropout Regulator**

The NCP4586 is a CMOS 150 mA low dropout linear with low noise, high ripple rejection, low dropout, high output voltage accuracy and low supply current. The device is available in three configurations: enable high, enable low and enable high plus auto-discharge. Small packages allow mounting on high density PCBs. This is an excellent general purpose regulator, well suited to many applications.

#### **Features**

- Operating Input Voltage Range: 1.7 V to 6.5 V
- Output Voltage Range: 1.2 to 5.0 V (available in 0.1 V steps)
- Very Low Dropout: 320 mV Typ. at 150 mA
- $\pm 1\%$  Output Voltage Accuracy (V<sub>OUT</sub> > 2 V, T<sub>J</sub> = 25°C)
- High PSRR: 80 dB at 1 kHz
- Current Fold Back Protection
- Stable with a 0.47 µF Ceramic Capacitors
- Available in 1.0 x 1.0 UDFN, SC-82AB and SOT23-5 Package
- These are Pb-Free Devices

# **Typical Applications**

- Battery Powered Equipment
- Portable Communication Equipment
- Cameras, MP3 Players and Camcorder
- High Stability Voltage Reference




Figure 1. Typical Application Schematic



# ON Semiconductor™

http://onsemi.com





UDFN<sub>4</sub> CASE 517BR





SC-82AB **CASE 419C** 





SOT-23-5 **CASE 1212** 



XX, XXX = Specific Product Code MM = Lot Number

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 15 of this data sheet.




Figure 2. Simplified Schematic Block Diagram

GND

# PIN FUNCTION DESCRIPTION

CE

 $\bigcirc$ 

Pin No. UDFN4	Pin No. SC82-AB	Pin No. SOT23-5	Pin Name	Description
4	4	1	VIN	Input pin
2	2	2	GND	Ground
3	1	3	CE/CE	Chip enable pin ("L" active / "H" active)
1	3	5	VOUT	Output pin
_	-	4	NC	No connection

# **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Input Voltage (Note 1)	$V_{IN}$	7	V
Output Voltage	Vout	-0.3 to VIN + 0.3	V
Chip Enable Input	Vce	-0.3 to 7	V
Output Current	Гоит	200	mA
Power Dissipation UDFN4	$P_{D}$	400	
Power Dissipation SC-82AB		380	mW
Power Dissipation SOT23-5		420	
Maximum Junction Temperature	T <sub>J(MAX)</sub>	+150	°C
Operating Ambient Temperature	T <sub>A</sub>	-40 to +85	°C
Storage Temperature	T <sub>STG</sub>	-55 to +125	°C
ESD Capability, Human Body Model (Note 2)	ESD <sub>HBM</sub>	2000	V
ESD Capability, Machine Model (Note 2)	ESD <sub>MM</sub>	200	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Refer to ELECTRICAL CHARACTERISTIS and APPLICATION INFORMATION for Safe Operating Area.


- 2. This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per AEC-Q100-002 (EIA/JESD22-A114) ESD Machine Model tested per AEC-Q100-003 (EIA/JESD22-A115) Latchup Current Maximum Rating tested per JEDEC standard: JESD78.

# THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Characteristics, UDFN4 Thermal Resistance, Junction-to-Air	$R_{ hetaJA}$	250	°C/W
Thermal Characteristics, SOT23-5 Thermal Resistance, Junction-to-Air		238	°C/W
Thermal Characteristics, SC 82AB Thermal Resistance, Junction-to-Air	$R_{ heta JA}$	263	°C/W


**ELECTRICAL CHARACTERISTICS**  $-40^{\circ}\text{C} \le T_A \le 85^{\circ}\text{C}$ ;  $V_{\text{IN}} = V_{\text{OUT}(\text{NOM})} + 1 \text{ V or } 2.5 \text{ V}$ , whichever is greater;  $I_{\text{OUT}} = 1 \text{ mA}$ ,  $C_{\text{IN}} = C_{\text{OUT}} = 0.47 \,\mu\text{F}$ , unless otherwise noted. Typical values are at  $T_A = +25 \,^{\circ}\text{C}$ .

Parameter	Test Conditions		Symbol	Min	Тур	Max	Unit
Operating Input Voltage			VIN	1.7		6.5	V
Output Voltage	TA = +25 °C	V <sub>OUT</sub> > 2 V	Vout	x0.99		x1.01	V
		V <sub>OUT</sub> ≤ 2 V		-20		20	mV
	-40°C ≤ Ta ≤ 85°C	V <sub>OUT</sub> > 2 V		x0.985		x1.015	V
		V <sub>OUT</sub> ≤ 2 V		-30		30	mV
Output Voltage Temp. Coefficient	$T_A = -4$	10 to 85°C			±20		ppm/°C
Line Regulation	V <sub>IN</sub> = Vout	+ 0.5 V to 5 V	Line <sub>Reg</sub>		0.02	0.10	%/V
Load Regulation	Iout = 1 m	nA to 150 mA	Load <sub>Reg</sub>		10	30	mV
Dropout Voltage	I <sub>OUT</sub> = 150 mA	1.2 V ≤ V <sub>OUT</sub> < 1.5 V	VDO		0.67	1.00	V
		1.5 V ≤ V <sub>OUT</sub> < 1.7 V			0.54	0.81	
		1.7 V ≤ V <sub>OUT</sub> < 2.0 V			0.46	0.68	
		2.0 V ≤ V <sub>OUT</sub> < 2.5 V			0.41	0.60	
		2.5 V ≤ V <sub>OUT</sub> < 4.0 V			0.32	0.51	
		4.0 V ≤ V <sub>OUT</sub>			0.24	0.37	
Output Current		•	lout	150			mA
Short Current Limit	V <sub>OU</sub>	T = 0 V	I <sub>SC</sub>		40		mA
Quiescent Current	Іоит	= 0 mA	IQ		38	58	μΑ
Standby Current	V <sub>CE</sub> = V <sub>IN</sub> (L version), V <sub>CE</sub> = 0 V(H and D version), T <sub>A</sub> = 25°C		Іѕтв		0.1	1	μΑ
CE/CE Pin Threshold Voltage	CE / CE Inp	out Voltage "H"	VCEH	1.0			V
	CE / CE Inp	VCEL			0.4		
CE Pull Down Current	H and D version		IPD		0.4		μΑ
Power Supply Rejection Ratio	$VIN = V_{OUT} + 1 V \text{ or } 3.0 V \text{ whichever is higher,}$ IOUT = 30  mA,  f = 1  kHz		PSRR		80		dB
Output Noise Voltage	V <sub>OUT</sub> = 1.2 V, I <sub>OUT</sub> = 30 mA, f = 10 Hz to 100 kHz		Vn		30		$\mu V_{rms}$
Low Output N-ch Tr. On Resistance	D Version only, V <sub>IN</sub> = 4 V, V <sub>CE</sub> = 0 V		R <sub>LOW</sub>		30		Ω



3.0 2.5 2.0  $V_{1N} = 6.5 V$  $V_{OUT}(V)$ 3.8 V 1.5 1.0 0.5 0.0 L 100 200 300 400 500 I<sub>OUT</sub> (mA)

Figure 4. Output Voltage vs. Output Current 2.8 V Version ( $T_A$  = 25 °C)







Figure 5. Output Voltage vs. Output Current 5.0 V version ( $T_A = 25^{\circ}C$ )

Figure 6. Dropout Voltage vs. Output Current 1.2 V version






Figure 7. Dropout Voltage vs. Output Current 2.8 V Version

Figure 8. Dropout Voltage vs. Output Current 5.0 V Version




Figure 9. Output Voltage vs. Temperature, 1.2 V Version




Figure 10. Output Voltage vs. Temperature, 2.8 V version




Figure 11. Output Voltage vs. Temperature, 5.0 V Version




Figure 12. Supply Current vs. Input Voltage, 1.2 V Version




Figure 14. Supply Current vs. Input Voltage, 2.8 V Version





Figure 13. Supply Current vs. Input Voltage, 5.0 V version



1.2 V Version




Figure 16. Supply Current vs. Temperature, 2.8 V Version




Figure 17. Supply Current vs. Temperature, 5.0 V Version




Figure 18. Output Voltage vs. Input Voltage, 1.2 V Version




Figure 19. Output Voltage vs. Input Voltage, 2.8 V Version





Figure 20. Output Voltage vs. Input Voltage, 5.0 V Version

# **TYPICAL CHARACTERISTICS**



FREQUENCY (kHz)

Figure 26. Output Voltage Noise, 5.0 V Version

FREQUENCY (kHz)

Figure 25. Output Voltage Noise, 2.8 V Version




Figure 27. Line Transients, 1.2 V Version,  $t_R = t_F = 5~\mu s, l_{OUT} = 30~mA$ 




Figure 28. Line Transients, 2.8 V Version,  $t_R \ = \ t_F \ = \ 5 \ \mu s, \ I_{OUT} \ = \ 30 \ mA$ 




Figure 29. Line Transients, 5.0 V Version,  $t_R = t_F = 5 \, \mu s$ ,  $l_{OUT} = 30 \, mA$ 




Figure 30. Load Transients, 1.2 V Version,  $I_{OUT} = 50 - 100$  mA,  $t_R = t_F = 0.5$   $\mu s$ ,  $V_{IN} = 2.2$  V




Figure 31. Load Transients, 2.8 V Version,  $I_{OUT}$  = 50 - 100 mA,  $t_R$  =  $t_F$  = 0.5  $\mu s,\,V_{IN}$  = 3.8 V




Figure 32. Load Transients, 5.0 V Version,  $I_{OUT}$  = 50 – 100 mA,  $t_R$  =  $t_F$  = 0.5  $\mu s,\,V_{IN}$  = 6.0 V




Figure 33. Load Transients, 1.2 V Version,  $I_{OUT}$  = 1 – 150 mA,  $t_R$  =  $t_F$  = 0.5  $\mu$ s,  $V_{IN}$  = 2.2 V




Figure 34. Load Transients, 2.8 V Version,  $I_{OUT}$  = 1 – 150 mA,  $t_R$  =  $t_F$  = 0.5  $\mu$ s,  $V_{IN}$  = 3.8 V




Figure 35. Load Transients, 5.0 V Version,  $I_{OUT}$  = 1 - 150 mA,  $t_R$  =  $t_F$  = 0.5  $\mu s,\,V_{IN}$  = 6.0 V




Figure 36. Start-up, 1.2 V Version, V<sub>IN</sub> = 2.2 V





Figure 37. Start-up, 2.8 V Version,  $V_{IN}$  = 3.8 V






Figure 39. Shutdown, 1.2 V Version D,  $V_{\text{IN}}$  = 2.2 V




Figure 40. Shutdown, 2.8 V Version D,  $V_{\text{IN}} = 3.8 \text{ V}$ 




Figure 41. Shutdown, 5.0 V version D,  $V_{\text{IN}}$  = 6.0 V

#### APPLICATION INFORMATION

A typical application circuit for NCP4586 series is shown in Figure 42.




Figure 42. Typical Application Schematic

# Input Decoupling Capacitor (C1)

A 470 nF ceramic input decoupling capacitor should be connected as close as possible to the input and ground pin of the NCP4586. Higher values and lower ESR improves line transient response.

#### **Output Decoupling Capacitor (C2)**

A 470 nF or larger ceramic output decoupling capacitor is sufficient to achieve stable operation of the IC. If a tantalum capacitor is used, and its ESR is high, loop oscillation may result. The capacitors should be connected as close as possible to the output and ground pins. Larger values and lower ESR improves dynamic parameters.

# **Enable Operation**

The Enable pin  $\overline{CE}$  or CE may be used for turning the regulator on and off. Control polarity is dependent on

version of IC. Active high or low versions are available; please see the ordering information table. The Enable pin has an internal pull down current source for versions H and D. If the enable function is not needed connect the  $\overline{\text{CE}}$  pin to ground for version L or connect the CE pin to VIN for versions H and D.

#### **Output Discharger**

The D version includes a transistor between VOUT and GND that is used for faster discharging of the output capacitor. This function is activated when the IC goes into disable mode.

#### **Thermal**

As power across the IC increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and also the ambient temperature affect the rate of temperature rise for the part. That is to say, when the device has good thermal conductivity through the PCB, the junction temperature will be relatively low with high power dissipation applications.

# **PCB Layout**

Make VIN and GND line sufficient. If their impedance is high, noise pickup or unstable operation may result. Connect capacitors C1 and C2 as close as possible to the IC, and make wiring as short as possible.

# **ORDERING INFORMATION**


Device	Nominal Output Voltage	Description	Marking	Package	Shipping <sup>†</sup>	
NCP4586DSQ12T1G	1.2 V		LA			
NCP4586DSQ18T1G	1.8 V		LG	SC82AB	3000 / Tape & Reel	
NCP4586DSQ28T1G	2.8 V		MH			
NCP4586DSQ30T1G	3.0 V		NA	(Pb-Free)		
NCP4586DSQ33T1G	3.3 V		ND	1		
NCP4586DSQ50T1G	5.0 V		QA	1		
NCP4586DMU12TCG	1.2 V		VA			
NCP4586DMU14TCG	1.4 V		VC	UDFN4 (Pb-Free)	10000 / Tape & Reel	
NCP4586DMU15TCG	1.5 V	Enable High, Auto discharge	VD			
NCP4586DMU18TCG	1.8 V		VG			
NCP4586DMU25TCG	2.5 V		VQ			
NCP4586DMU28TCG	2.8 V		VT			
NCP4586DMU30TCG	3.0 V		VW			
NCP4586DMU33TCG	3.3 V		VZ	1		
NCP4586DMU50TCG	5.0 V		WS			
NCP4586DSN12T1G	1.2 V		H2A			
NCP4586DSN18T1G	1.8 V		H2G			
NCP4586DSN28T1G	2.8 V		H2T	SOT-23-5		
NCP4586DSN30T1G	3.0 V		H2W	(Pb-Free)	3000 / Tape & Reel	
NCP4586DSN33T1G	3.3 V		H2Z	1		
NCP4586DSN50T1G	5.0 V		J2S	1		

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


NOTE: To order other package and voltage variants, please contact your ON Semiconductor sales representative.

#### PACKAGE DIMENSIONS

# UDFN4 1.0x1.0, 0.65P CASE 517BR-01 ISSUE O



(A3)



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
  ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
  3. DIMENSION b APPLIES TO PLATED TERMINAL
  AND IS MEASURED BETWEEN 0.15 AND
  0.20 mm FROM TERMINAL.
  4. COPLANARITY APPLIES TO THE EXPOSED
  PAD AS WELL AS THE TERMINALS.

	MILLIMETERS			
DIM	MIN	MAX		
Α		0.60		
A1	0.00	0.05		
А3	0.10 REF			
b	0.20	0.30		
D	1.00 BSC			
D2	0.43	0.53		
Е	1.00 BSC			
е	0.65 BSC			
L	0.20	0.30		
L2	0.27	0.37		
L3	0.02	0.12		

# е зх L DETAIL A D2 4x b $\oplus$ 0.05 $\oplus$ C A B **BOTTOM VIEW** NOTE 3

TOP VIEW


**SIDE VIEW** 

0.05 C

○ 0.05 C

NOTE 4


#### **RECOMMENDED MOUNTING FOOTPRINT\***




\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# **PACKAGE DIMENSIONS**

SC-82AB CASE 419C-02 **ISSUE E** 








- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER. 3. 419C-01 OBSOLETE. NEW STANDARD IS 419C-02.
  4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

_					
	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	1.8	2.2	0.071	0.087	
В	1.15	1.35	0.045	0.053	
С	0.8	1.1	0.031	0.043	
D	0.2	0.4	0.008	0.016	
F	0.3	0.5	0.012	0.020	
G	1.1	1.5	0.043	0.059	
Н	0.0	0.1	0.000	0.004	
J	0.10	0.26	0.004	0.010	
K	0.1		0.004		
L	0.05 BSC		0.002 BSC		
N	0.2	0.2 REF		REF	
S	1.8	2.4	0.07	0.09	




# **SOLDERING FOOTPRINT\***



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

# SOT-23 5-LEAD CASE 1212-01 **ISSUE A**




#### NOTES

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994.
  CONTROLLING DIMENSIONS: MILLIMETERS.
- DATUM C IS THE SEATING PLANE.

	MILLIMETERS				
DIM	MIN MAX				
Α		1.45			
A1	0.00	0.10			
A2	1.00	1.30			
b	0.30	0.50			
C	0.10	0.25			
D	2.70	3.10			
Е	2.50	3.10			
E1	1.50	1.80			
е	0.95 BSC				
L	0.20				
L1	0.45	0.75			

#### **RECOMMENDED SOLDERING FOOTPRINT\***



**DIMENSIONS: MILLIMETERS** 

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and war engineer trademarks of semiconductor components industries, Ite (SciLLC) solitate services are injective to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative