


ARM Extends AMBA Specification With AXI Protocol For High-Performance System-on-chip Design


AXI delivers ground-breaking performance while building on key AMBA strengths


CAMBRIDGE, UK -- June 16, 2003 – ARM [(LSE: ARM); (Nasdaq: ARMHY)], the industry's leading provider of 16/32-bit embedded RISC microprocessor solutions, today announced at Embedded Processor Forum, San Jose, Calif., the release of the AXI definition, a new high-performance protocol within the AMBA™ methodology portfolio of specifications. AXI technology enhances the existing AMBA specification providing a protocol that has been designed to meet the needs of ultra high performance and complex system-on-chip (SoC) designs.


| Date | Issue | Confidentiality | Change |
|------------------|-------|------------------|--|
| 16 June 2003 | A | Non-Confidential | First release |
| 19 March 2004 | В | Non-Confidential | First release of AXI specification v1.0 |
| 03 March 2010 | C | Non-Confidential | First release of AXI specification v2.0 |
| 03 June 2011 | D-2c | Non-Confidential | Public beta draft of AMBA AXI and ACE Protocol Specification |
| 28 October 2011 | D | Non-Confidential | First release of AMBA AXI and ACE Protocol Specification |
| 22 February 2013 | E | Non-Confidential | Second release of AMBA AXI and ACE Protocol Specification |
| 18 December 2017 | F | Non-Confidential | EAC-0 release of version F. New interfaces defined for AMBA protocol: AXI5, AXI5-Lite, ACE5, ACE5-Lite, ACE5-LiteDVM, ACE5-LiteACP. |
| 21 December 2017 | F.b | Non-Confidential | EAC-1 release to address issues found with the EAC-0 release of release F. No change in content compared to the EAC-0 version. |
| 30 July 2019 | G | Non-Confidential | EAC-0 release of version G. New optional features defined for AMBA 5 interface variants. |
| 31 March 2020 | Н | Non-Confidential | EAC-0 release of version H. New optional features defined for AMBA 5 interface variants. |
| 11 January 2021 | H.b | Non-Confidential | Regularized terminology to use <i>Manager</i> to indicate the agent that initiates transactions and <i>Subordinate</i> to indicate the agent that receives and responds to requests. |
| 26 January 2021 | H.c | Non-Confidential | Corrected error in table D13-22 for AxADDR[15] |









































Everything You Need to Enable Innovation from Chips to Software







































```
sound {
    compatible = "simple-audio-card";
    simple-audio-card,format = "i2s";
   simple-audio-card,mclk-fs = <256>;
    simple-audio-card,name = "rockchip-rk3328";
    simple-audio-card,cpu {
        sound-dai = <&i2s1>;
   simple-audio-card,codec {
        sound-dai = <&codec>;
hdmi-sound {
    compatible = "simple-audio-card";
    simple-audio-card,format = "i2s";
    simple-audio-card,mclk-fs = <128>;
    simple-audio-card,name = "rockchip-hdmi";
    simple-audio-card,cpu {
       sound-dai = <&i2s0>;
    simple-audio-card,codec {
       sound-dai = <&hdmi>;
   };
```

```
i2s@ff000000 {
    reg = <0x0 0xff000000 0x0 0x1000>;
    dmas = <0xc 0xb 0xc 0xc>;
    interrupts = <0x0 0x1a 0x4>;
    rockchip,bclk-fs = <0x80>;
    compatible = "rockchip,rk3328-i2s", "rockchip,rk3066-i2s";
    clock-names = "i2s_clk", "i2s_hclk";
    reset-names = "reset-m", "reset-h";
    clocks = <0x2 0x29 0x2 0x137>;
    resets = <0x2 0x20 0x2 0x23>;
    status = "okay";
    #sound-dal-cells = <0x0>;
    phandle = <0x8f>;
    dma-names = "tx", "rx";
};
```




```
Lister - [H:\kernel\drivers\pwm\pwm-rockchip-i2s.c]
                                                                                X
File Edit Options Help
                                                                                     85 <u>%</u>
        .mask_clkdiv = GENMASK(23, 16),
};
static const struct rockchip_i2s_pwm_data i2s_pwm_data_v2 = {
        .reg_clkdiv = 0x38,
        .bit clkdiv = 0,
        .mask_clkdiv = GENMASK(7, 0),
};
{ /* sentinel */ },
};
static int rockchip_i2s_pwm_probe(struct platform_device *pdev)
       struct rockchip_i2s_pwm_chip *pc;
const struct of_device_id *id;
       struct resource *res;
       int ret;
       id = of_match_device(rockchip_i2s_pwm_match, &pdev->dev);
       if (!id)
               return -EINVAL;
       pc = devm_kzalloc(&pdev->dev, sizeof(*pc), GFP_KERNEL);
       if (!pc)
               return -ENOMEM;
       res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
       pc->base = devm_ioremap_resource(&pdev->dev, res);
```





```
sound {
    simple-audio-card,format = "i2s";
    compatible = "simple-audio-card";
    simple-audio-card,malk-fs = <0x100>;
    simple-audio-card,name = "rockchip-rk3328";


simple-audio-card,codec {
    sound-dai = <0x8d>;
    };


simple-audio-card,cpu {
    sound-dai = <0x8c>;
    };
};
```























```
skykirin_led {
    compatible = "skykirin-ht1628";
    spi_data = <0x8e 0x16 0x0>;
    spi_clk = <0x8e 0x13 0x0>;
    spi_cs = <0x8e 0x12 0x0>;
    status = "okay";
};
```











RK3328 TRM-Part1

Chapter 3 General Register Files (GRF)

3.1 Overview

The general register file will be used to do static set by software, which is composed of many registers for system control. The GRF is divided into four sections,

- GRF, used for general non-secure system,
- DDR_GRF, used for always on system
- USB2PHY_GRF, used for USB2 PHY control and query
- USB3PHY_GRF, used for USB3 PHY control and query


3.2 Function Description


The function of general register file is:

- IOMUX control
- Control the state of GPIO in power-down mode
- GPIO PAD pull down and pull up control
- Used for common system control
- Used to record the system state

```
syscon@ff100000 {
    reg = <0x0 \text{ 0xff100000 0x0 } 0x1000>;
     compatible = "rockchip,rk3328-grf", "syscon", "simple-mfd";
     \#address-cells = <0x1>;
     phandle = <0x1c>;
     #size-cells = <0x1>;
     power-controller {
          compatible = "rockchip,rk3328-power-controller";
          \#address-cells = <0x1>;
          phandle = <0x4b>;
          #size-cells = <0x0>;
          clocks = <0x2 0x8f 0x2 0x146>;
          pd_video@5 {
               reg = <0x5>;
               pm_qos = <0x2b 0x2c>;
          pd_hevc@6 {
              reg = <0x6>;
```









```
int ge_arm_read_tsadc(int channel)
  int val = 0, reads, ret;
  void* base;
  if ((channel != 0) && (channel != 1))
    printk("bad channel no.\n");
    return -1;
  base = ioremap_nocache(GDK8_TSADC_BASE, GDK8_TSADC_GRF_SIZE);
    printk(KERN_ERR "failed to map TSADC GRF at %x\n", GDK8_TSADC_BASE);
    return -1;
  reads = readl(base + TSADCV2_DATA(channel));
  ret = rk_tsadcv2_code_to_temp(&rk3328_therm_table, reads, &val);
  if (ret != 0) {
    printk("bad reading %d\n", ret);
    return ret;
 //d = (int)(0.5823 * (float)reads-273.62); //y = 0.5823x - 273.62
  printk("tsadc_temp[%d] = %d 0x%x\n", channel, val, reads);
  return val:
```


```
5733.568068] proc_lll_write called legnth 0x4, 0000007fef5e1c58
5733.568145] tsadc_temp[0] = 50416 0x1da
5733.568154] bad reading -11
5746.356145] proc_lll_write called legnth 0x4, 0000007feace9ce8
5746.356173] tsadc_temp[0] = 49545 0x1d8
5746.356180] bad reading -11
5748.404158] proc_lll_write called legnth 0x4, 0000007ff81f9498
5748.404186] tsadc_temp[0] = 49090 0x1d7
5748.404195] bad reading -11
5749.223218] proc_lll_write called legnth 0x4, 0000007fd2637828
5749.223246] tsadc_temp[0] = 49545 0x1d8
5749.223254] bad reading -11
5749.940915] proc_lll_write called legnth 0x4, 0000007ff1689588
5749.940943] tsadc_temp[0] = 49545 0x1d8
5749.940951] bad reading -11
5750.657088] proc_lll_write called legnth 0x4, 00000007fe81ca918
5750.657114] tsadc_temp[0] = 50000 0x1d9
5750.657122] bad reading -11
     /* millicelsius */
                         除以1000,为摄氏度
```

```
tsadc@ff250000 {
   reg = <0x0 0xff250000 0x0 0x100>;
   interrupts = <0x0 0x3a 0x4>;
   rockchip,hw-tshut-temp = <0x1d4c0>;
    #thermal-sensor-cells = <0x1>;
    pinctrl-0 = <0x33>;
    pinctrl-1 = <0x34>;
    compatible = "rockchip,rk3328-tsadc";
    clock-names = "tsadc", "apb_pclk";
   reset-names = "tsadc-apb";
                                                      [ 1.297433] rockchip-thermal
   clocks = <0x2 0x24 0x2 0xd5>:
                                                      ff250000.tsadc: Missing tshut mode
                                                      property, using default (cru)
   assigned-clock-rates = <0xc350>;
   resets = <0x2.0x42>;
                                                      [ 1.298247] rockchip-thermal
    assigned-clocks = <0x2 0x24>;
                                                      ff250000.tsadc: Missing tshut-polarity
                                                      property, using default (low)
    status = "okay";
                                                         1.299451] rockchip-thermal
    phandle = <0x2e>;
                                                      ff250000.tsadc: tsadc is probed
   rockchip,grf = <0x1c>;
   pinctrl-names = "gpio", "otpout";
                                                      successfully!
```













Chapter 18 GPIO 18.1 Overview GPIO is a programmable General Purpose Programming I/O peripheral. This component is an APB slave device. GPIO controls the output data and direction of external I/O pads. It also can read back the data on external pads using memory-mapped registers. GPIO supports the following features: 1 32 bits APB bus width 1 32 independently configurable signals 1 Separate data registers and data direction registers for each signal 2 Software control for each signal, or for each bit of each signal 3 Configurable interrupt mode

























```
sdmmc: dwmmc@ff500000 {
     compatible = "rockchip,rk3328-dw-mshc", "rockchip,rk3288-dw-mshc";
     reg = <0x0 0xff500000 0x0 0x4000>;
     max-frequency = <150000000>:
     clocks = <&cru HCLK_SDMMC>, <&cru SCLK_SDMMC>,
     interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
     status = "disabled":
sdio: dwmmc@ff510000 {
     compatible = "rockchip,rk3328-dw-mshc", "rockchip,rk3288-dw-mshc";
     reg = <0x0 0xff510000 0x0 0x4000>;
     max-frequency = <150000000>;
clocks = <&cru HCLK_SDIO>, <&cru SCLK_SDIO>,
     <&cru SCLK_SDIO_DRV>, <&cru SCLK_SDIO_SAMPLE>;
clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
     fifo-depth = <0x100>;
interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
     status = "disabled":
     reg = <0x0 0xff520000 0x0 0x4000>;
     clocks = <&cru HCLK_EMMC>, <&cru SCLK_EMMC>,
     status = "disabled":
```

```
[ 1.312276] sdhci: Secure Digital Host Controller Interface driver
[ 1.312857] sdhci: Copyright(c) Pierre Ossman
[ 1.313263] Synopsys Designware Multimedia Card Interface Driver
[ 1.315532] dwmmc_rockchip ff500000.dwmmc: IDMAC supports 32-bit address mode.
[ 1.316253] dwmmc_rockchip ff500000.dwmmc: Using internal DMA controller.
[ 1.316888] dwmmc_rockchip ff500000.dwmmc: Version ID is 270a
[ 1.317480] dwmmc_rockchip ff500000.dwmmc: DW MMC controller at irq 18.32 bit host data width,250
[ 1.318410] dwmmc_rockchip ff500000.dwmmc: Looking up vmmc-supply from device tree
[ 1.318552] dwmmc_rockchip ff500000.dwmmc: Looking up vqmmc-supply property in node /dwmmc
[ 1.318607] dwmmc_rockchip ff500000.dwmmc: No vqmmc regulator found
[ 1.319213] dwmmc_rockchip ff500000.dwmmc: GPIO lookup for consumer cd
[ 1.319229] dwmmc_rockchip ff500000.dwmmc: using device tree for GPIO lookup
```

```
[ 1.617288] sdhci: Secure Digital Host Controller Interface driver
[ 1.617808] sdhci: Copyright(c) Pierre Ossman
[ 1.618211] Synopsys Designware Multimedia Card Interface Driver
[ 1.62840] dhamme_rockchip ff5808080.dhamme: Using internal DMA controller.
[ 1.621191] dhamme_rockchip ff5808080.dhamme: Using internal DMA controller.
[ 1.621191] dhamme_rockchip ff5808080.dhamme: DW MMC controller at irq 18,32 bit host data width,256 deep fifo
[ 1.6223430] dhamme_rockchip ff5808080.dhamme: DW MMC controller at irq 18,32 bit host data width,256 deep fifo
[ 1.6223540] dhamme_rockchip ff5808080.dhamme: Looking up vmmc-supply from device tree
[ 1.6223540] dhamme_rockchip ff5808080.dhamme: Looking up vmmc-supply from device tree
[ 1.6223540] dhamme_rockchip ff5808080.dhamme: Looking up vmmc-supply from device tree
[ 1.6223540] dhamme_rockchip ff5808080.dhamme: No vmmc regulator found
[ 1.6224510] dhamme_rockchip ff5808080.dhamme: Who vmmc regulator found
[ 1.6224510] dhamme_rockchip ff5808080.dhamme: using device tree for GPTO lookup
[ 1.6224512] dhamme_rockchip ff5808080.dhamme: using device tree for GPTO lookup
[ 1.6224512] drip of_prinamed_gpiid flags: can't parse 'cd-gpios' property of node '/dhamme@ff5808080[0]'
[ 1.6224512] drip flags: can't parse 'cd-gpios' property of node '/dhamme@ff5808080[0]'
[ 1.6224513] drip flags: can't parse 'cd-gpios' property of node '/dhamme@ff5808080[0]'
[ 1.6224513] drip flags: can't parse 'dd-gpios' property of node '/dhamme@ff5808080[0]'
[ 1.6224513] drip flags: can't parse 'dd-gpios' property of node '/dhamme@ff5808080[0]'
[ 1.6224513] drip flags: can't parse 'dd-gpios' property of node '/dhamme@ff5808080[0]'
[ 1.6224513] dhamme_rockchip ff5808080.dhamme: lookup for GPTO lookup
[ 1.6224513] dhamme_rockchip ff5808080.dhamme: using device tree for GPTO lookup
[ 1.6224513] dhamme_rockchip ff5808080.dhamme: using lookup table tables for GPTO lookup
[ 1.6224513] dhamme_rockchip ff5808080.dhamme: using lookup table tree devolomed to '/dhamme@ff5808080[0]'
[ 1.6224513] dhamme_rockchip ff58
```




DesignWare SD/eMMC Host Controller IP


The DesignWare® SD/eMMC Host Controller IP addresses the growing storage needs of mobile, consumer, IoT and automotive applications. The IP provides advanced features such as ADMA3 supporting the SD 6.0 and SDIO 4.10 specifications as well as Command Queuing Engine (CQE) supporting the SD 6.0 and eMMC 5.1 specifications. The IP also provides advanced high-performance 32- and 64-bit AXI interface to the SoC.

The IP architecture leverages power management techniques, making it ideal for low-power applications. The highly configurable and scalable IP is packaged with Synopsys coreConsultant tool and is optimized to reduce gate count and power consumption while ensuring compatibility with previous and future generation SD and eMMC standards.


A rigorous UVM-based verification methodology is applied to the DesignWare SD/eMMC Host Controller IP, consisting of directed tests and constrained random verification. The simulation-based verification is further augmented with FPGA hardware verification based on Synopsys' HAPS®-DX FPGA-based prototyping system. The FPGA development board is tested with all major SD cards, SDIO commands, and eMMC devices. The IP is in volume production and has been successfully implemented in a wide range of applications.







Cortex-R82: Enabling Next Generation Storage Solutions



- · Highest performance real-time processor
 - Up to 2x improvement compared to Cortex-R8
 - Specialized hard real time features: lowest latencies and consistent performance
- Wider physical address space enables up to 1TB of DRAM
 - Enables larger memories
 - Shared coherent view of memory across the system
- · Advanced Machine Learning support
 - Optional Arm Neon for SIMD and floating point
 - 14x faster for Neural Network workloads per cycle*
 - · Dot product instructions
 - · Arm Compute Library support

* Compared to Cortex-R8



Under Embargo until Thursday, Sept 3rd at 6am Pacific Standard Time. Corresponding UK time is: 2pm BST