

```
O: kd>!dd 0c0ac000+0y1000000101*4
# c0ac814 0c656012 00000000 00000000 0c659012
# c0ac824 0c65a012 00000000 00000000 00000000
# c0ac834 0c204093 79c00493 0c205093 79400493
# c0ac844 0c65e093 0c65f093 2870b093 00000000
# c0ac854 79400493 0c0d6093 228fb093 00000000
# c0ac864 0c209093 0cbe2093 0c0c0093 7a11f093
# c0ac864 0c209093 0cbe2093 0c0c0093 7a11f093
# c0ac864 0c209093 0cbe3093 00000000 000000000
# c0ac884 0cbd6093 00000000 0c0a4093 3c800493
```



物理地址

页的基地址 + 页内偏移

```
0: kd> !db e0bd000+b7e

# e0bdb7e 48 76 69 49 73 48 79 70-65 72 76 69 73 6f 72 56 HviIsHypervisorV

# e0bdb8e 65 6e 64 6f 72 4d 69 63-72 6f 73 6f 66 74 00 48 endorMicrosoft.H

# e0bdb9e 76 69 49 73 49 6f 6d 6d-75 49 6e 55 73 65 00 48 viIsIommuInUse.H

# e0bdbae 76 6c 47 65 74 4c 70 49-6e 64 65 78 46 72 6f 6d vlGetLpIndexFrom

# e0bdbbe 41 70 69 63 49 64 00 48-76 6c 51 75 65 72 79 41 ApicId.HvlQueryA


# e0bdbce 63 74 69 76 65 48 79 70-65 72 76 69 73 6f 72 50 ctiveHypervisorP


# e0bdbde 72 6f 63 65 73 73 6f 72-43 6f 75 6e 74 00 48 76 rocessorCount.Hv

# e0bdbee 6c 51 75 65 72 79 41 63-74 69 76 65 50 72 6f 63 lQueryActiveProc
```

```
0: kd> !db e0bdb7e
# e0bdb7e 48 76 69 49 73 48 79 70-65 72 76 69 73 6f 72 56 HviIsHypervisorV
# e0bdb8e 65 6e 64 6f 72 4d 69 63-72 6f 73 6f 66 74 00 48 endorMicrosoft.H
# e0bdb9e 76 69 49 73 49 6f 6d 6d-75 49 6e 55 73 65 00 48 viIsIommuInUse.H
# e0bdbae 76 6c 47 65 74 4c 70 49-6e 64 65 78 46 72 6f 6d v1GetLpIndexFrom
# e0bdbbe 41 70 69 63 49 64 00 48-76 6c 51 75 65 72 79 41 ApicId. HvlQueryA
# e0bdbce 63 74 69 76 65 48 79 70-65 72 76 69 73 6f 72 50 ctiveHypervisorP
# e0bdbde 72 6f 63 65 73 73 6f 72-43 6f 75 6e 74 00 48 76 rocessorCount.Hv
# e0bdbee 6c 51 75 65 72 79 41 63-74 69 76 65 50 72 6f 63 lQueryActiveProc
0: kd> db 814bdb7e
814bdb7e 48 76 69 49 73 48 79 70-65 72 76 69 73 6f 72 56
                                                           HviIsHypervisorV
814bdb8e 65 6e 64 6f 72 4d 69 63-72 6f 73 6f 66 74 00 48
                                                           endorMicrosoft.H
814bdb9e 76 69 49 73 49 6f 6d 6d-75 49 6e 55 73 65 00 48
                                                           viIsIommuInUse.H
814bdbae 76 6c 47 65 74 4c 70 49-6e 64 65 78 46 72 6f 6d
                                                           vlGetLpIndexFrom
814bdbbe 41 70 69 63 49 64 00 48-76 6c 51 75 65 72
                                                           ApicId. HvlQueryA
814bdbce 63 74 69 76 65 48 79 70-65 72 76 69 73 6f 72 50
                                                           ctiveHypervisorP
814bdbde 72 6f 63 65 73 73 6f 72-43 6f 75 6e 74 00 48 76
                                                           rocessorCount. Hv
814bdbee 6c 51 75 65 72 79 41 63-74 69 76 65 50 72 6f 63
                                                           1QueryActiveProc
```
















Table 4-19. Format of a 4-Level Page-Table Entry that Maps a 4-KByte Page

Bit Position(s)	Contents					
0 (P)	Present; must be 1 to map a 4-KByte page					
1 (R/W)	Read/write; if 0, writes may not be allowed to the 4-KByte page referenced by this entry (see Section 4.6)					
2 (U/S)	User/supervisor; if 0, user-mode accesses are not allowed to the 4-KByte page referenced by this entry (see Section 4.6)					
3 (PWT)	Page-level write-through; indirectly determines the memory type used to access the 4-KByte page referenced by this entry (see Section 4.9.2)					
4 (PCD)	Page-level cache disable; indirectly determines the memory type used to access the 4-KByte page referenced by this entry (see Section 4.9.2)					
5 (A)	Accessed; indicates whether software has accessed the 4-KByte page referenced by this entry (see Section 4.8)					
6 (D)	Dirty; indicates whether software has written to the 4-KByte page referenced by this entry (see Section 4.8)					
7 (PAT)	Indirectly determines the memory type used to access the 4-KByte page referenced by this entry (see Section 4.9.2)					
8 (G)	Global; if CR4.PGE = 1, determines whether the translation is global (see Section 4.10); ignored otherwise					
11:9	Ignored					
(M-1):12	Physical address of the 4-KByte page referenced by this entry					
51:M	Reserved (must be 0) Execute-disable enable (NXE)					
58:52	Ignored					
62:59	Protection key; if CR4.PKE = 1, determines the protection key of the page (see Section 4.6.2); ignored otherwise					
63 (XD)	If IA32_EFER.NXE = 1, execute-disable (if 1, instruction fetches are not allowed from the 4-KByte page controlled by this entry; see Section 4.6); otherwise, reserved (must be 0)					
























Figure D4-14 AArch64 TTBRn boundaries and VA range









```
* vm fault is filled by the the pagefault handler and passed to the vma's
                                                                                         linux/mm.h>
* ->fault function. The vma's ->fault is responsible for returning a bitmask
* of VM_FAULT_xxx flags that give details about how the fault was handled.
* pgoff should be used in favour of virtual address, if possible.
struct vm fault {
    unsigned int flags;
                             /* FAULT_FLAG_xxx flags */
                             /* Logical page offset based on vma */
    pgoff_t pgoff;
    void __user *virtual_address; /* Faulting virtual address */
    struct page *cow_page;
                                 /* Handler may choose to COW */
                            /* ->fault handlers should return a
    struct page *page;
                      * page here, unless VM_FAULT_NOPAGE
                     * is set (which is also implied by
                     * VM_FAULT_ERROR).
    /* for ->map_pages() only */
    pgoff_t max_pgoff;
                           /* map pages for offset from pgoff till
                     * max pgoff inclusive */
    pte_t *pte;
                        /* pte entry associated with ->pgoff */
```










CPUMERRSR_EL1 CPU Memory Error Syndrome Register, EL1 Holds the number of memory errors that have occurred in the following L1 and L2 RAMs: L1-1 Tag RAM. L1-D Tag RAM. L1-D Tag RAM. L1-D Data RAM. L1-D Data RAM. L2 TLB RAM.



G8.2.77 HTTBR, Hyp Translation Table Base Register

The HTTBR characteristics are:

Purpose

Holds the base address of the translation table for the initial lookup for stage 1 of an address translation in the EL2 translation regime, and other information for this translation regime.

Configurations

AArch32 System register HTTBR bits [47:1] are architecturally mapped to AArch64 System register TTBR0_EL2[47:1].


This register is present only when AArch32 is supported at EL0. Otherwise, direct accesses to HTTBR are UNDEFINED.


If EL2 is not implemented, this register is RESO from EL3.


Attributes

HTTBR is a 64-bit register.













			Arch64内核空间布局	
ffff:ff80:0808:0000 ffff:ff80:0800:0000	text			
<u> </u>				




















Jan 30 22:14:43 darkstar kernel: watchdog: BUG: soft lockup - CPU#2 stuck for 44s! [worker:131042] Jan 30 22:14:43 darkstar kernel: Modules linked in: cdc_acm rpcsec_gss_krb5 dm_mod vhost_net tun vhost macytap tap macylan bonding xt MASQUERADE iptable nat nf nat nf conntrack nf defrag ip> Jan 30 22:14:43 darkstar kernel: vfio pci irabypass vfio virafd vfio iommu type 1 vfio Jan 30 22:14:43 darkstar kernel: CPU: 2 PID: 131042 Comm: worker Tainted: G L 5.4.12-arch1-1 #1 Jan 30 22:14:43 darkstar kernel: Hardware name: Gateway GT350 F1/GT350 F1, BIOS P03 07/26/2010 Jan 30 22:14:43 darkstar kernel: RIP: 0010:smp_call_function_many+0x21d/0x280 Jan 30 22:14:43 darkstar kernel: Code: e8 88 c8 7c 00 3b 05 d6 c1 20 01 89 c7 0f 83 7a fe ff ff 48 63 c7 48 8b 0b 48 03 0c c5 20 f9 f7 9d 8b 41 18 a8 01 74 0a f3 90 <8b> 51 18 83 e2 01 75 f> Jan 30 22:14:43 darkstar kernel: RSP: 0018:ffffbc648b4ffcf8 EFLAGS: 00000202 ORIG_RAX: fffffffffff13 Jan 30 22:14:43 darkstar kernel: RAX: 0000000000000003 RBX: ffff9a7c5f8aba40 RCX: ffff9a7c5f8312c0 Jan 30 22:14:43 darkstar kernel: RBP: fffffff9ce7ee90 R08: ffff9a7c5f8aba48 R09: 00000000000000000 Jan 30 22:14:43 darkstar kernel: R10: ffff9a7c5f8aba48 R11: 00000000000005 R12: ffff9a7c5f8aa340 Jan 30 22:14:43 darkstar kernel: R13: ffff9a7c5f8aba48 R14: 000000000000000 R15: 00000000000140 Jan 30 22:14:43 darkstar kernel: FS: 00007f58b0dbf700(0000) GS:ffff9a7c5f880000(0000) Jan 30 22:14:43 darkstar kernel: CS: 0010 DS: 0000 ES: 0000 CR0: 0000000080050033 Jan 30 22:14:43 darkstar kernel; CR2: 00000000000000000 CR3: 0000000808eb8004 CR4: 00000000000226e0 Jan 30 22:14:43 darkstar kernel: DR3; 000000000000000 DR6; 00000000ffff0ff0 DR7; 0000000000000400 ps://pbs.archlinux.org/viewtopic.php?id=252523

```
Jan 30 22:14:43 darkstar kernel: Call Trace:
Jan 30 22:14:43 darkstar kernel: flush_tlb_mm_range+0xed/0x150
Jan 30 22:14:43 darkstar kernel: tlb flush mmu+0xa4/0x160
Jan 30 22:14:43 darkstar kernel: tlb finish mmu+0x3d/0x70
Jan 30 22:14:43 darkstar kernel: unmap_region+0xf4/0x130
Jan 30 22:14:43 darkstar kernel: do munmap+0x255/0x4c0
Jan 30 22:14:43 darkstar kernel: __vm_munmap+0x67/0xb0
Jan 30 22:14:43 darkstar kernel: __x64_sys_munmap+0x28/0x30
Jan 30 22:14:43 darkstar kernel: do_syscall_64+0x4e/0x140
Jan 30 22:14:43 darkstar kernel: entry_SYSCALL_64_after_hwframe+0x44/0xa9
Jan 30 22:14:43 darkstar kernel: RIP: 0033:0x7f5c028d10db
Jan 30 22:14:43 darkstar kernel: Code: 8b 15 a9 5d 0c 00 f7 d8 64 89 02 48 c7 c0 ff ff ff ff eb 89 66 2e 0f 1f
84 00 00 00 00 00 90 f3 0f 1e fa b8 0b 00 00 00 0f 05 <48> 3d 01 f0 ff ff 73 0>
Jan 30 22:14:43 darkstar kernel: RSP: 002b:00007f58b0dbd038 EFLAGS: 00000206 ORIG RAX:
d00000000000000b
Jan 30 22:14:43 darkstar kernel: RAX: fffffffffffda RBX: 00007f58da31e9c0 RCX: 00007f5c028d10db
Jan 30 22:14:43 darkstar kernel: RDX: 0000000000000000 RSI: 0000000000801000 RDI: 00007f58d9b1e000
Jan 30 22:14:43 darkstar kernel: RBP: 00007f58b4dc79c0 R08: 00000000000000 R09: 000000000000000
Jan 30 22:14:43 darkstar kernel: R10: 00007f58d76000c0 R11: 0000000000000000 R12: 00007f5c029bb020
Jan 30 22:14:43 darkstar kernel: R13: 0000000002800000 R14: 00007f58b0dbd140 R15: 00007f58b0dbf700
感格型
```

/** *smp_call_function_many(): Run a function on a set of other CPUs. *@mask: The set of cpus to run on (only runs on online subset). *@func: The function to run. This must be fast and non-blocking. *@info: An arbitrary pointer to pass to the function. *@wait: If true, wait (atomically) until function has completed * on other CPUs. * * If @wait is true, then returns once @func has returned. * * You must not call this function with disabled interrupts or from a * hardware interrupt handler or from a bottom half handler. Preemption * must be disabled when calling this function. */

```
信环等待


/* Send a message to all CPUs in the map */
arch_send_call_function_ipi_mask(cfd->cpumask_ipi);


if (wait) {
    for_each_cpu(cpu, cfd->cpumask) {
        call_single_data_t *csd;

        csd = per_cpu_ptr(cfd->csd, cpu);
        csd_lock_wait(csd);
    }
}

call_single_data_t
```


2020-01-30 20:26:00 Gruntz Member From: Haskovo, Bulgaria Registered: 2007-08-31 Posts: 285 Hello all. I have a supemicro motherboard and two xeon x5650. I have 64GB of ram and several VMs on it. I have one windows 10, that i use for gaming (with gpu pass-through) I have another, with archlinux for work (soft dev, testings... i use this one as my main desktop.GPU passthrough here too.) I have 3-4-5 more, for database server, gitlab server, stuff like that. From time to time my host machine crashes. It has a lot of "watchdog: BUG: soft lockup - CPU#4 stuck for 45s! [worker:131043]" messages. Each time different processor. After it appears, the computer slowly becomes unresponsive, and eventually hangs completely. Do you have any clue what this could be? I read about the problem. It appears when a cpu is stuck of task for a long time or something like that. But that is normal for VMs. Can I work around it? sest regards. https://bbs.archlinux.org/viewtopic.php?id=252523










TLB maintenance system instructions





TLB maintenance instruction syntax The A64 syntax for TLB maintenance instructions is: TLBI coperation>{, <Xt>} Where: <operation> Is one of ALLE1{NXS}, ALLE2{NXS}, ALLE3{NXS}, ALLE1IS{NXS}, ALLE2IS{NXS}, ALLE3IS{NXS}, ALLE10S{NXS}, ALLE20S{NXS}, ALLE30S{NXS}, VMALLE1{NXS}, VMALLE1IS{NXS}, VMALLE10S{NXS}, VMALLS12E1{NXS}, VMALLS12E1IS{NXS}, VMALLS12E10S{NXS}, ASIDE1{NXS}, ASIDE1IS{NXS}, ASIDE10S{NXS}, {R}VA{L}E1{NXS}, {R}VA{L}E2{NXS}, {R}VA{L}E3{NXS}, {R}VA{L}E1IS{NXS}, $\{R\} VA\{L\} E2IS\{NXS\}, \{R\} VA\{L\} E3IS\{NXS\}, \{R\} VA\{L\} E10S\{NXS\}, \{R\} VA\{L\} E20S\{NXS\}, \{R\} VA\{L\} E30S\{NXS\}, \{R\} VA$ $\{R\} VAA\{L\} E1\{NXS\}, \ \{R\} VAA\{L\} E1IS\{NXS\}, \ \{R\} VAA\{L\} E10S\{NXS\}, \ \{R\} IPAS2\{L\} E1\{NXS\}, \ \{R\} I$ $\{R\}IPAS2\{L\}E1IS\{NXS\}, or \{R\}IPAS2\{L\}E10S\{NXS\}.$ <operation> has a structure of {R}<type><level><shareability>{NXS} where: When present, indicates that the function applies to all TLBs that are within a determined address range, see TLB range maintenance instructions on page D5-2828. When not present, indicates that the function applies to all TLBs at a single address that contain entries that could be used by the PE that executes the TLBI instruction. <type> Is one of: ALL All translations used at <level>. For the scope of ALL instructions, see ALL on page D5-2824. The ALL instructions are valid for all values of <1evel>. All stage 1 translations used at <level> with the current VMID, if VMALL appropriate.

```
C tbflush.h ×
arch > arm64 > include > asm > C tbflush.h

static inline void flush_tlb_kernel_range (unsigned long start, unsigned long end)
{
    unsigned long addr;

    if ((end - start) > (MAX_TLBI_OPS * PAGE_SIZE)) {
        flush_tlb_all();
        return;
    }

    start = __TLBI_VADDR(start, 0);
    end = __TLBI_VADDR(end, 0);

    dsb(ishst);
    for (addr = start; addr < end; addr += 1 << (PAGE_SHIFT - 12))
        __tlbi(vaale 1 is, addr);
    dsb(ish);
    isb();

}
```



```
arch > arm64 > mm > 🕻 context.c
                         arch_initcall(asids_update_limit);
                  400
                         static int asids_init(void)
                             asid_bits = get_cpu_asid_bits();
                             atomic64_set(&asid_generation, ASID_FIRST_VERSION);
                             asid_map = kcalloc(BITS_TO_LONGS(NUM_USER_ASIDS), sizeof(*asid_map),
                                        GFP_KERNEL);
                             if (!asid_map)
                                 panic("Failed to allocate bitmap for %lu ASIDs\n",
                                       NUM_USER_ASIDS);
                             pinned_asid_map = kcalloc(BITS_TO_LONGS(NUM_USER_ASIDS),
                                           sizeof(*pinned_asid_map), GFP_KERNEL);
                             nr_pinned_asids = 0;
                              * and reserve kernel ASID's from beginning.
                             if (IS_ENABLED(CONFIG_UNMAP_KERNEL_AT_EL0))
                                 set_kpti_asid_bits(asid_map);
                             return 0;
盛格塾
                         early_initcall(asids_init);
```



```
arch > x86 > mm > C tlb.c > ...
        * to what is traditionally called ASID on the RISC processors.
        st We don't use the traditional {	t ASID} implementation, where each process/mm gets
        * its own ASID and flush/restart when we run out of ASID space.
        * Instead we have a small per-cpu array of ASIDs and cache the last few mm's
        * that came by on this CPU, allowing cheaper switch_mm between processes on
        * this CPU.
                                                                                             X86上叫
                                                                                             PCID,
        * ASID - [0, TLB_NR_DYN_ASIDS-1]
                                                                                             代码里也
                                                                                             使用ASID
        * kPCID - [1, TLB NR DYN ASIDS]
                  ASID+1, because PCID 0 is special.
         * uPCID - [2048 + 1, 2048 + TLB_NR_DYN_ASIDS]
                  PCID values, but we can still do with a single ASID denomination
```

