



# 中断ID分配

INTID	Interrupt Type	Notes
0 - 15	SGIs	Banked per PE
16 - 31	PPIs	Banked per PE
32 - 1019	SPIs	-
1020 - 1023	Special interrupt number	Used to signal special cases, see section 5.3
1024 - 8191	Reserved	-
8192 and greater	LPIs	The upper boundary is IMPLEMENTATION DEFINED 42135087





### RK3328 TRM-Part1

### **Chapter 7 Generic Interrupt Controller (GIC)**

### 7.1 Overview

There is a generic interrupt controller(GIC400) in RK3328 which generates physical interrupts to Cortex-A53. It has two interfaces, the distributor interface connects to the interrupt source, and the CPU interface connects to Cortex-A53. The details of CPU interface connectivity are shown in the following table.


Table 1-1 CPU interface connectivity


<b>CPU Interface Number</b>	Connectivity
CPU interface 0	CPU0
CPU interface 1	CPU1
CPU interface 2	CPU2
CPU interface 3	CPU3

It supports the following features:

- Supports 128 hardware interrupt inputs
- Masking of any interrupts
- Prioritization of interrupts
- Distribution of the interrupts to the target Cortex-A53 processor(s)
- Generation of interrupts by software
- Supports Security Extensions

GDK8的 RK3328中 集成的 GIC是 GIC-400







# CoreLink GIC-400 Generic Interrupt Controller


Revision: r0p1

**Technical Reference Manual** 
















### ARM's CCN-512 Mixed Traffic Infrastructure SoC Framework
















```
0.000000] NR IRQS:64 nr irqs:64 0
0.180409] genirq: Setting trigger mode 8 for irq 32 failed (gic_set_type+0x0/0x64)
0.528883] ff110000.serial: ttyS0 at MMIO 0xff110000 (irq = 20, base_baud = 1500000) is a 16550A
0.819068] dwc2 ff580000.usb: irq 178, io mem 0xff580000
1.471936] ehci-platform ff5c0000.usb: irq 9, io mem 0xff5c0000
1.488440] ohci-platform ff5d0000.usb: irg 10, io mem 0xff5d0000
1.553017] xhci-hcd xhci-hcd. 9. auto: irq 184, io mem 0xff600000
1.623229] dwmmc_rockchip ff500000.dwmmc: DW MMC controller at irq 18,32 bit host data width,256 deep fifo
1.650944] dwmmc_rockchip ff520000.dwmmc: DW MMC controller at irq 19,32 bit host data width,256 deep fifo
2.175684] dwmmc rockchip ff5f0000.dwmmc: DW MMC controller at irq 21,32 bit host data width,256 deep fifo
2.233655] of get_named_gpiod_flags: parsed 'WIFI, host_wake_irq' property of node '/wireless-wlan[0]' - status (0
2.233663] [WLAN RFKILL]: wlan platdata_parse_dt: get property: WIFI, host_wake_irq = 97, flags = 0.
2.238390] of_get_named_gpiod_flags: parsed 'BT, wake_host_irq' property of node '/wireless-bluetooth[0]' - statu
2.238394] [BT RFKILL]: bluetooth platdata parse dt: get property: BT, wake host irq = 58.
2.238478] [BT RFKILL]: Request irg for bt wakeup host
2.238520] [BT RFKILL]: ** disable irg and enable wake
2. 238528] [BT_RFKILL]: ** irq wake (105) is enabled on GPIO 58
7.526901] [WLAN_RFKILL]: rockchip_wifi_get_oob_irq: Enter
7.526912] dhd_wlan_init_gpio: WL_HOST_WAKE=-1, oob_irq=144, oob_irq_flags=0x414
7.881570] bcmsdh oob intr unregister: irq is not registered
8.671179] bcmsdh_oob_intr_register: HW_OOB irq=144 flags=0x4
```



```
arch > arm64 > boot > dts > arm > ≡ foundation-v8.dts
103
          smb {
             compatible = "arm,vexpress,v2m-p1", "simple-bus";
             arm, v2m-memory-map = "rs1";
             #address-cells = <2>; /* SMB chipselect number and offset */
             #size-cells = <1>;
             ranges = <0 0 0 0x08000000 0x04000000>,
                 <1 0 0 0x14000000 0x04000000>,
                  <2 0 0 0x18000000 0x04000000>,
                  <3 0 0 0x1c000000 0x04000000>,
                  <4 0 0 0x0c000000 0x040000000>,
                  <5 0 0 0x10000000 0x04000000>;
             #interrupt-cells = <1>;
             interrupt-map-mask = <0 0 63>;
             interrupt-map = <0 0 0 &gic 0 0 4>,
                    <00 1 &gic 0 1 4>,
                                                                             中断映射, 可以通过
                    <00 2 &gic 0 2 4>,
                                                                             DTS定义规则,也可以
                    <00 3 &gic 0 3 4>,
                                                                             在操作系统中设置中断
                     <0 0 4 &gic 0
                     <00 5 &gic 0 5 4>,
                                                                             亲缘性,Linux内核也
                     <00 6 &gic 0 6 4>,
                                                                             有irabalance服务
                     <00 7 &gic 0 7 4>,
                                                                              (GDK8中没有启用)
                     <00 8 &gic 0 8 4>,
                     <0 0 9 &gic 0 9 4>,
                     <0 0 10 &gic 0 10 4>,
                     <0 0 11 &gic 0 11 4>,
```










Offset	Name	Type	Reset	Description	
0x0000	GICC_CTLR	RW	0x00000000	CPU Interface Control Register	
0x0004	GICC_PMR	RW	0x00000000	Interrupt Priority Mask Register	
0x0008	GICC_BPR	RW	0x00000002 (S)a 0x00000003 (NS)b	Binary Point Register	
0x000C	GICC_IAR	RO	-	Interrupt Acknowledge Register	
0x0010	GICC_EOIR	WO	-	End Of Interrupt Register	
0x0014	GICC_RPR	RO	0x000000FF	Running Priority Register	CPU接口寄
0x0018	GICC_HPPIR	RO	0x000003FF	Highest Priority Pending Interrupt Register	存器
0x001C	GICC_ABPR	RW	0x00000003	Aliased Binary Point Register	
0x0020	GICC_AIAR	RO	-	Aliased Interrupt Acknowledge Register	
0x0024	GICC_AEOIR	WO	-	Aliased End of Interrupt Register	
0x0028	GICC_AHPPIR	RO	0x000003FF	Aliased Highest Priority Pending Interrupt Register	
0x00D0	GICC_APR0	RW	0x00000000	Active Priority Register on page 9-6	
0x00E0	GICC_NSAPR0	RW	0x00000000	Non-secure Active Priority Register	
0x00FC	GICC_IIDR	RO	0x0034443B	CPU Interface Identification Register on page 9-7	来自A53 TRM
0x1000	GICC_DIR	WO	-	Deactivate Interrupt Register	Market Control












断和异常		
Offset from VBAR_EL1	Exception type	Exception set level
+0x000	Synchronous	Current EL with SP0
+0x080	IRQ/vIRQ	"
+0x100	FIQ/vFIQ	"
+0x180	SError/vSError	"
+0x200	Synchronous	Current EL with SPx
+0x280	IRQ/vIRQ	"
+0x300	FIQ/vFIQ	"
+0x380	SError/vSError	"
+0x400	Synchronous	Lower EL using ARM64
+0x480	IRQ/vIRQ	" "
+0x500	FIQ/vFIQ	"
+0x580	SError/vSError	"
+0x600	Synchronous	Lower EL with ARM32
+0x680	IRQ/vIRQ	"
+0x700	FIQ/vFIQ	"
		<i>a</i>

```
加载向量表

adr_l x8, vectors // load VBAR_EL1 with virtual
msr vbar_ell, x8 // vector table address
lsb // instruction sync barrier
```

```
void ge_arm_sysregs(void)
{
    rd_arm_reg(ID_AA64ISAR0_EL1);
    rd_arm_reg(ID_AA64ISAR1_EL1);
    rd_arm_reg(ID_AA64ISAR1_EL1);
    rd_arm_reg(ID_AA64ISAR1_EL1);
    rd_arm_reg(ID_AA64ISAR1_EL1);
    rd_arm_reg(ID_AA64ISAR1_EL1);
    rd_arm_reg(ID_AA64ISAR1_EL1);
    rd_arm_reg(ID_AA64ISR0_EL1);
    rd_arm_reg(ID_AA64ISR0_EL1);
    rd_arm_reg(ID_AA64ISR0_EL1);
    rd_arm_reg(ID_AA64ISR0_EL1);
    rd_arm_reg(ID_AA64ISR0_EL1);
    rd_arm_reg(ISEVIDR_EL1);
    rd_arm_reg(ISEVIDR_EL1);
    /* Unexposed register access causes SIGILL */
    rd_arm_reg(ID_MMFR0_EL1);
}
```



```
el0_sync:
2
    kernel entry 0
    mrs x25, esr_ell // 把异常症状寄存器读到x25
3
   Isr x24, x25, #ESR_ELx_EC_SHIFT // 把x25左移26位,得到的值(exception class)放入x24
4
   cmp x24, #ESR_ELx_EC_SVC64 // SVC in 64-bit state
   b.eq el0_svc
6
    cmp x24, #ESR_ELx_EC_DABT_LOW // data abort in EL0
8
   b.eq el0_da
    cmp x24, #ESR_ELx_EC_IABT_LOW // instruction abort in EL0
10 b.eq el0_ia
   cmp x24, #ESR_ELx_EC_FP_ASIMD // FP/ASIMD access
12 b.eq el0_fpsimd_acc
13 cmp x24, #ESR_ELx_EC_FP_EXC64 // FP/ASIMD exception
14 b.eq el0_fpsimd_exc
15 cmp x24, #ESR_ELx_EC_SYS64 // configurable trap
16 b.eq el0_sys
   cmp x24, #ESR_ELx_EC_SP_ALIGN // stack alignment exception
18 b.eq el0_sp_pc
19 cmp x24, #ESR_ELx_EC_PC_ALIGN // pc alignment exception 20 b.eq el0_sp_pc
21 cmp x24, #ESR_ELx_EC_UNKNOWN // unknown exception in EL0
22 b.eq el0_undef
23 cmp x24, #ESR_ELx_EC_BREAKPT_LOW // debug exception in EL0
24 b.ge el0_dbg25 b el0_inv
                                                                            // arch/arm64/kernel/entry.S
```

```
[27948.980226] ID AA64ISARO EL1 : 0x0000000000011120
[27948.980237] ID_AA64MMFR0_EL1 : 0x0000000000001122
[27948.980248] ID_AA64PFR0_EL1
                        : 0x0000000000002222
[27948.980254] ID_AA64PFR1_EL1
                         : 0x0000000000000000
[27948.980259] ID AA64DFR0 EL1
                         : 0x000000010305106
[27948.980265] ID_AA64DFR1_EL1
                         [27948.980270] MIDR_EL1 : 0x00000000410fd034
[27948.980275] MPIDR EL1
                      : 0x0000000080000003
[27948.980281] REVIDR_EL1
                      : 0x000000000000180
[27948.980286] VBAR EL1
                              : 0xffffff8008081800
[27948.980292] ID_MMFR0_EL1 : 0x0000000010201105
```

## ESR\_EL1 Exception Syndrome Register

Bits	Name	Function			
[31:26]	EC	Exception Class:			
		0b100000 Instruction Abort that caused entry from a lower Exception level in AArch32 or AArch64.			
		0b100001 Instruction Abort that caused entry from a current Exception level in AArch64.			
[25]	IL	Instruction Length for synchronous exceptions.			
[24:10]	-	Reserved, RESO.			
[9]	EA	External abort type. This bit indicates whether an AXI decode or slave error caused an abort. The possible values are:			
		0 External abort marked as DECERR.			
		1 External abort marked as SLVERR.			
		For aborts other than external aborts this bit always returns 0.			
[8]	-	Reserved, RESO.			
[7]	S1PTW	When 1, indicates the instruction fault came from a second stage fault during a first stage translation table walk.			
[6]	-	Reserved, RESO.			
[5:0]	IFSC	Instruction Fault Status Code. This field indicates the type of exception generated. The possible values are:			

```
#define ESR_ELx_EC_UNKNOWN (0x00)
#define ESR_ELx_EC_WFx
                               (0x01)
/* Unallocated EC: 0x02 */
#define ESR_ELx_EC_CP15_32
                               (0x03)
#define ESR_ELx_EC_CP15_64
                                (0x04)
#define ESR_ELx_EC_CP14_MR
                                (0x05)
#define ESR_ELx_EC_CP14_LS
                                (0x06)
#define ESR_ELx_EC_FP_ASIMD
                                (0x07)
                                       /* EL2 only */
#define ESR_ELx_EC_CP10_ID
                                (80x0)
#define ESR_ELx_EC_PAC
                                (0x09)
                                       /* EL2 and above */
/* Unallocated EC: 0x0A - 0x0B */
#define ESR_ELx_EC_CP14_64
                               (0x0C)
/* Unallocated EC: 0x0d */
#define ESR_ELx_EC_ILL
                            (0x0E)
/* Unallocated EC: 0x0F - 0x10 */
                           (0x11)
#define ESR_ELx_EC_SVC32
#define ESR_ELx_EC_HVC32
                           (0x12)
                                   /* EL2 only */
#define ESR_ELx_EC_SMC32 (0x13)
                                   /* EL2 and above */
/* Unallocated EC: 0x14 */
#define ESR ELx EC SVC64
                           (0x15)
#define ESR_ELx_EC_HVC64
                                   /* EL2 and above */
                           (0x16)
#define ESR_ELx_EC_SMC64 (0x17)
                                   /* EL2 and above */
#define ESR ELx EC SYS64
                           (0x18)
#define ESR_ELx_EC_SVE
                            (0x19)
```

```
#define ESR_ELx_EC_IMP_DEF
                                      /* EL3 only */
                               (0x1f)
#define ESR_ELx_EC_IABT_LOW
                               (0x20)
#define ESR_ELx_EC_IABT_CUR
                               (0x21)
#define ESR_ELx_EC_PC_ALIGN
                               (0x22)
/* Unallocated EC: 0x23 */
#define ESR_ELx_EC_DABT_LOW
                               (0x24)
#define ESR_ELx_EC_DABT_CUR
                               (0x25)
#define ESR_ELx_EC_SP_ALIGN
                               (0x26)
/* Unallocated EC: 0x27 */
#define ESR_ELx_EC_FP_EXC32
                               (0x28)
/* Unallocated EC: 0x29 - 0x2B */
#define ESR_ELx_EC_FP_EXC64
                               (0x2C)
/* Unallocated EC: 0x2D - 0x2E */
#define ESR_ELx_EC_SERROR (0x2F)
#define ESR_ELx_EC_BREAKPT_LOW
                                   (0x30)
#define ESR_ELx_EC_BREAKPT_CUR
                                   (0x31)
#define ESR_ELx_EC_SOFTSTP_LOW
#define ESR_ELx_EC_SOFTSTP_CUR
                                   (0x33)
#define ESR_ELx_EC_WATCHPT_LOW (0x34)
#define ESR_ELx_EC_WATCHPT_CUR (0x35)
#define ESR_ELx_EC_BKPT32 (0x38)
#define ESR_ELx_EC_VECTOR32 (0x3A) /* EL2 only */
#define ESR_ELx_EC_BRK64 (0x3C)
#define ESR_ELx_EC_MAX
                               (0x3F)
```

```
\arch\arm64\include\asm\esr.h

#define ESR_ELX_EC_SHIFT (26)
#define ESR_ELX_EC_SVC64 (0x15)
```

```
系统服务入口
        .align 6
        el0_svc:
        adrp stbl, sys_call_table // load syscall table pointer
       uxtw scno, w8 // syscall number in w8
       mov sc_nr, #_NR_syscalls
el0_svc_naked: // compat entry point
       stp x0, scno, [sp, #$_ORIG_X0] // save the original x0 and syscall number enable_dbg_and_irq
       ldr x16, [tsk, #TI_FLAGS] // check for syscall hooks
        tst x16, #_TIF_SYSCALL_WORK
       b.ne __sys_trace
       cmp scno, sc_nr // check upper syscall limit
        b.hs ni_sys
       ldr x16, [stbl, scno, lsl #3] // 将服务号左移3位,得到偏移,加上基地址,得到address in the syscall table
       blr x16 // call sys_* routine
       b ret_fast_syscall
        ni_sys:
       mov x0, sp
       bl do_ni_syscall
 24
       b ret_fast_syscall
        ENDPROC(el0_svc)
```

# 字子器别名 1 /\* 2 \*These are the registers used in the syscall handler, and allow us to 3 \*have in theory up to 7 arguments to a function - x0 to x6. 4 \* 5 \*x7 is reserved for the system call number in 32-bit mode. 6 \*/ 7 sc\_nr .req x25 // number of system calls 8 scno .req x26 // syscall number 9 stbl .req x27 // syscall table pointer 10 tsk .req x28 // current thread\_info

### 系统服务表 #undef \_\_SYSCALL 2 #define \_\_SYSCALL(nr, sym) [nr] = sym, 3 \* The sys\_call\_table array must be 4K aligned to be accessible from \* kernel/entry.S. void \* const sys\_call\_table[\_\_NR\_syscalls] \_\_aligned(4096) = { [0 ... \_\_NR\_syscalls - 1] = sys\_ni\_syscall, #include <asm/unistd.h> arch/arm64/kernel/sys.c

# 调用系统服务

```
0x7fb7f407a8 <__GI___libc_write> stp x29, x30, [sp, #-48]!
2
3
4
     0x7fb7f407ac <_Gl__libc_write+4> adrp x3, 0x7fb7fd1000 <_libc_pthread_functions+184>
     0x7fb7f407b0 <__GI___libc_write+8> mov x29, sp
     0x7fb7f407b4 < __GI___libc_write+12> str x19, [sp, #16]
     0x7fb7f407b8 <__GI__libc_write+16> sxtw x19, w0
     0x7fb7f407bc <__GI___libc_write+20> ldr w0, [x3, #264]
     0x7fb7f407c0 < __GI__libc_write+24> cbnz w0, 0x7fb7f407f0 < __GI__libc_write+72>
8
     0x7fb7f407c4 < GI libc write+28 > mov x0, x19
     0x7fb7f407c8 < __GI___libc_write+32> mov x8, #0x40 // #64
    0x7fb7f407cc < __GI___libc_write+36>
```

# SVC指令 SuperVisor Call.

### **Syntax**

SVC{cond} #imm

where:

cond

is an optional condition code.

is an expression evaluating to an integer in the range:

- 0 to 2<sup>24</sup>–1 (a 24-bit value) in an ARM instruction.
- 0-255 (an 8-bit value) in a Thumb instruction.

https://www.keil.com/support/man/docs/armasm/armasm\_dom1361289909139.htm

- 0b000000 Address size fault in TTBR0 or TTBR1.
- 0b000101 Translation fault, 1st level.
- 00b00110 Translation fault, 2nd level.
- 00b00111 Translation fault, 3rd level.
- 0b001001 Access flag fault, 1st level.
- 0b001010 Access flag fault, 2nd level.
- 0b001011 Access flag fault, 3rd level.
- 0b001101 Permission fault, 1st level.
- 0b001110 Permission fault, 2nd level.
- 0b001111 Permission fault, 3rd level.
- 0b010000 Synchronous external abort.
- 0b011000 Synchronous parity error on memory access.
- 0b010101 Synchronous external abort on translation table walk, 1st level.
- 0b010110 Synchronous external abort on translation table walk, 2nd level.
- 0b010111 Synchronous external abort on translation table walk, 3rd level.
- 0b011101 Synchronous parity error on memory access on translation table walk, 1st level.
- 0b011110 Synchronous parity error on memory access on translation table walk, 2nd level.
- 0b011111 Synchronous parity error on memory access on translation table walk, 3rd level.
- 0b100001 Alignment fault.
- 0b100010 Debug event.

盛格塾 34

Instruction Fault Status Code



