


Problem:

- a) The state flow diagram for detecting the binary sequence "11010"



- b) Code design using VHDL for detecting binary sequence
binarySequence.vhd

```

1  -- A VHDL program for detecting binary sequence "11010"
2  library ieee;
3  use ieee.std_logic_1164.all;
4
5  entity binarySequence is
6  port(clk, reset, sequenc_in : in std_logic;
7        F : out std_logic);
8  end entity;
9
10
11 architecture seq_arch of binarySequence is
12     type states is (s0, s1, s2, s3, s4, s5);
13     signal state : states;
14
15     begin
16     process(clk, reset)
17     begin
18         if reset = '1' then
19             state <= s0;
20         elsif rising_edge(clk) then
21             case state is
22                 when s0 =>
23                     if sequenc_in = '1' then
24                         state <= s1;
25                     else
26                         state <= s0;
27                     end if;
28                 when s1 =>
29                     if sequenc_in = '1' then
30                         state <= s2;
31                     else
32                         state <= s0;
33                     end if;
34                 when s2 =>
35                     if sequenc_in = '0' then
36                         state <= s3;
37                     else
38                         state <= s1;
39                     end if;
40                 when s3 =>
41                     if sequenc_in = '1' then
42                         state <= s4;
43                     else
44                         state <= s0;
45                     end if;
46                 when s4 =>
47                     if sequenc_in = '0' then
48                         state <= s5;
49                     else
50                         state <= s1;
51                     end if;
52                 when s5 =>
53                     if sequenc_in = '1' then
54                         state <= s1;
55                     else
56                         state <= s0;
57                     end if;
58             end case;
59         end if;
60     end process;
61     -- output process
62     process(state)
63     begin
64         case state is
65             when s0 =>
66                 F <= '0';
67             when s1 =>
68                 F <= '0';
69             when s2 =>
70                 F <= '0';
71             when s3 =>
72                 F <= '0';
73             when s4 =>
74                 F <= '0';
75             when s5 =>
76                 F <= '1';
77         end case;
78     end process;
79 end architecture;

```

binarySequenceTB.vhdl

```
1  -- A VHDL program to detect binary sequence "11010"
2  -- Developed By: Lokesh
3  -- Date : 04/10/2021
4  -- TestBench File
5
6  -- all necessary libraries
7  library ieee;
8  use ieee.std_logic_1164.all;
9
10 -- declare entity for testbench
11
12 entity binarySequenceTB is
13 end entity;
14
15 -- architecture of binary sequence
16 architecture sqTB_arch of binarySequenceTB is
17     -- component declaration for finite state
18     component binarySequence
19     port (clk, reset, sequenc_in : in std_logic;
20          F : out std_logic
21          );
22     end component;
23
24     -- inputs
25     signal clk : std_logic := '0';
26     signal reset : std_logic := '0';
27     signal sequenc_in : std_logic := '0';
28
29     -- outputs
30
31     signal F : std_logic;
32
33     -- clock period definitions
34     constant clock_period : time := 10 ns;
35
36 begin
37     uut: binarySequence port map(
38         clk => clk,
39         reset => reset,
40         sequenc_in => sequenc_in,
41         F => F
42     );
43
44     clock_process : process
45     begin
46         clk <= '0';
47         wait for clock_period/2;
48         clk <= '1';
49         wait for clock_period/2;
50     end process;
51
52     -- stimulus process
53     stim_proc: process
54     begin
55         sequenc_in <= '1';
56         reset <= '1';
57         wait for 10 ns;
58         reset <= '0';
59         wait for 10 ns;
60         sequenc_in <= '1';
61         wait for 10 ns;
62         sequenc_in <= '0';
63         wait for 10 ns;
64         sequenc_in <= '1';
65         wait for 10 ns;
66         sequenc_in <= '0';
67         wait for 10 ns;
68     end process;
69 end architecture;
```

c) Snapshot of successful code compilation and simulation

