

## UNIT-1

Q-1]

Instruction set architecture (ISA) is a crucial aspect of computer architecture. They are a set of rules & conventions that define the programming model & functionality of a computer's central processing unit (CPU). It includes set of instructions that a CPU can execute, the data types it supports, the addressing modes. ISA serves as an interface between hardware & software. ISA can be categorized into:

- 1) zero address (stack) ISA: Instructions have no explicit operands they operate on values stored on a stack or accumulator.

- 2) one address ISA: Instructions take one explicit operand, & other operand is implicitly accumulator or stack top.
- 3) two address ISA: Instructions take 2 explicit operands, which can be registers or memory location and store result in one of the source operands.
- 4) three address ISA: Instructions take 3 explicit operands and result is stored in a separate destination operand.

## • TWO ADDRESS REGISTER format:

MOV R1, A	; $R_1 \leftarrow M[A]$
MUL R1, B	; $R_1 \leftarrow R_1 * M[B]$
DIV R1, E	; $R_1 \leftarrow R_1 / M[E]$
MOV R2, C	; $R_2 \leftarrow M[C]$
MUL R2, E	; $R_2 \leftarrow R_2 * M[E]$
ADD R1, R2	; $R_1 \leftarrow R_1 + R_2$
MOV X, R1	; $M[X] \leftarrow R_1$

## • ONE ADDRESS format:

LOAD A ;  $AC \leftarrow M[A]$   
 MUL B ;  $AC \leftarrow AC * M[B]$   
 DIV E ;  $AC \leftarrow AC / E$   
 STORE T ;  $M[T] \leftarrow AC$   
 LOAD C ;  $AC \leftarrow M[C]$   
 MUL E ;  $AC \leftarrow AC * M[E]$   
 ADD T ;  $AC \leftarrow AC + M[T]$   
 STORE X ;  $M[X] \leftarrow AC$

## • ZERO ADDRESS format:

PUSH A ;  $TOS \leftarrow A$   
 PUSH B ;  $TOS \leftarrow B$   
 MUL ;  $TOS \leftarrow A * B$   
 PUSH E ;  $TOS \leftarrow E$   
 DIV ;  $TOS \leftarrow A * B / E$   
 PUSH C ;  $TOS \leftarrow C$   
 PUSH E ;  $TOS \leftarrow E$   
 MUL ;  $TOS \leftarrow C * E$   
 ADD ;  $TOS \leftarrow (A * B / E) + (C * E)$   
 POP X ;  $M[X] \leftarrow TOS$

Q-2]

Ans → In a zero address format, the instructions do not explicitly specify operands. Instead they operate on values implicitly stored in a stack or a memory location. It is particularly used in stack-based or accumulator-based computer systems. In zero address instruction format the instructions act directly on the data at the top of the stack without needing to specify registers or addresses explicitly. This can simplify instruction set but it requires a well-managed stack to keep track of operands.

Example: To add A and B, and POP the result.

CODE:

PUSH A ; TOS  $\leftarrow$  A

PUSH B ; TOS  $\leftarrow$  B

ADD ; TOS  $\leftarrow$  A + B

POP X ; M[X]  $\leftarrow$  TOS

Q-3]

Ans → A stack is commonly used in subroutine processing to manage function calls and return addresses. Here below is an illustration of how a stack is used in this context:

1] FUNCTION CALL : When a program calls a subroutine (function), it pushes the return address onto the stack. This return address is the memory address of the instruction to execute after the subroutine completes.

- 2] LOCAL VARIABLES: Any local variables and parameters of the subroutine are also stored on the stack. These variables are pushed onto stack when the subroutine is called and popped off when subroutine exits.
  - 3] EXECUTION: The subroutine executes its instructions, which can include calling other subroutines. Each new subroutine call pushes its return address and local variables onto stack.
  - 4] RETURNING: When a subroutine is finished, it pops its local variables and the return address from stack. This return address is used to continue execution at the correct point in the calling fn.
  - 5] NESTED CALLS: If there are nested subroutines [subroutine calling other subroutines], stack ensures that each return address is correctly stored and retrieved, allowing for proper program flow.
  - 6] STACK POINTER: A stack pointer is used to keep track of the top of the stack. It moves up and down as items are pushed and popped from the stack.
- In summary, the stack is a fundamental data structure for managing subroutine calls and returns addresses, ensuring that the program's flow is maintained as functions are called and returned.

Q4]

Ans → Addressing modes are the techniques used in computer architecture to specify the location of operands in memory or registers when executing instructions. They play a crucial role in how a CPU interacts with memory and data. The various addressing modes are:

### 1) IMMEDIATE ADDRESSING MODE:

In this, the operand is a constant value that is part of the instruction itself.

Ex:  $MOV\ R1, \#05H$

$\downarrow$   
indicates operand is data itself

### 2) DIRECT ADDRESSING MODE:

The instruction contains the memory address of the operand. The registers are given directly.

Ex:  $MOV\ R1, R2$  or  $MOV\ R1, 3000H$


This mode is simple but less flexible because it uses a fixed memory location.

### 3) INDIRECT ADDRESSING MODE:

In this addressing mode, a register contains the memory address where the operand is stored. This mode allows more flexible dynamic memory access.

Ex:  $MOV\ R1, [R2]$

Example loads the value stored at memory address stored in the R2 register into the R1 register.



#### 4] IMPLIED ADDRESSING MODE:

It is the simplest mode in assembly language programming.  
It is used for instructions where the operand is either predefined or determined by the context, and there is no need to specify any explicit operand within the instruction.

→ no operand is given directly in instruction.

ex: STA  
STC  
RLC

#### 5] INDEXED ADDRESSING MODE:

In this an index/offset is added to a base address to calculate the effective address.

→ used for error finding


ex: MOV R1, [BL + 03]  
8 bit register indexed pointer

### Numericals:

(a-1) Given: 1) instruction length = 32 bit

2) no of instructions = 40

3) no of registers = 24



no of bits for opcode can be found out

by analyzing no of instructions;  $2^6 = 64 > 40$

: 6 bits

no of bits for registers can be found out

by analyzing no of registers;  $2^5 = 32 > 24$

: 5 bits

$$\text{no of bits for immediate} = 32 - (6 + 10)$$

$$= 32 - 16$$


$$= 16 \text{ bits} \rightarrow \text{Ans.}$$

$\therefore$  No of bits available for immediate operand field is 16 bits.

2] Given: 1) instruction length = 32 bits

2) no of instructions = 45

3) no of registers = 64



no of bits for opcode can be found out by

analyzing no of instructions;  $2^? = 45 \rightarrow 2^6 = 64 > 45$

$\therefore 6$  bits

no of bits for ~~register~~<sup>opcode</sup> can be found out by

analyzing no of registers;  $2^? = 64 \rightarrow 2^6 = 64$

$\therefore 6$  bits

no of bits for immediate =  $32 - (6 + 6)$

= 14 bits

max<sup>m</sup> value of unsigned immediate operand =  $2^{14} - 1$  { $2^n - 1$ }

$$= 16384 - 1$$

$$= 16383 \rightarrow \text{Ans.}$$

3] number of registers = 64

number of bits to address register = 6

no of instructions = 12

no of bits for opcode :  $2^? = 12 \rightarrow 2^4 = 16 > 12 \therefore 4$  bits

no of bits for registers:  $2^? = 64 \rightarrow 2^6 = 64 \therefore 6$  bits

no of bits for immediate = 12 bits 

opcode	R1	R2	DR	I
--------	----	----	----	---

$$\text{Total bits} = 4 + 6 + 6 + 6 + 12 = 34 \text{ bits}$$

$$\text{In terms of bytes} = \frac{34}{8} = 4.25 \text{ bytes}$$

Here, given that each instruction must be stored in byte aligned manner  
so we will take 5 bytes instead of 4.25 bytes

Total instructions = 100

$$\text{Total size} = 100 \times 5 = 500 \text{ bytes} \rightarrow \text{Ans.}$$

500 bytes of memory consumed by the program text.

MOV L, R

HLT

END

## UNIT - 2

(a)

memory


IR: instruction register

PC: program counter

R<sub>0</sub>-R<sub>n-1</sub>: general purpose registers


MAR: memory address register

MDR: memory data register



- The PC (Program Counter) contains the memory address of the instruction to be executed. During execution, the contents of the PC are updated to point to the next instruction. Every time that an instruction is to be executed, the program counter releases its contents to the internal bus and sends it to the memory address register.
- The MAR (Memory Address Register) holds the address of the location to or from which data are to be transferred. As can be seen from the figure above, the connection of the MAR to the main memory is one-way or unidirectional.
- The MDR (Memory Data Register) contains the data to be written or read out of the addressed location.
- During the fetch operation, the MDR contains the instruction to be executed or data needed during execution. In write operation MDR the data to be written into the main memory.
- The IR (Instruction Register) contains the instruction that is being executed. Before the IR executes the instruction it needs to be decoded first. As soon as the content of MDR is transferred to IR, the decoding process commences. After decoding, execution of the instruction will take place.

#### FLOWCHART:



Explanation → 2) Example:

- 1) Assume that the instruction is stored in memory location 1000, the initial value of R1 is 50, and LOCA is 5000.
- 2) Before the instruction is executed, PC contains 1000.
- 3) Content of PC is transferred to MAR
- 4) ~~Read~~. READ request is issued to memory unit.
- 5) The instruction is fetched to MDR.
- 6) Content of MDR is transferred to IR
- 7) PC is incremented to point to the next instruction
- 8) The instruction is decoded by the control unit.

$\text{MAR} \leftarrow \text{PC}$   
 $\text{MDR} \leftarrow \text{Mem}[\text{MAR}]$   
 $\text{IR} \leftarrow \text{MDR}$   
 $\text{PC} \leftarrow \text{PC} + 4$

ADD	R1	5000
-----	----	------

Q-2]

LXI H, 1500H

MVI B, W

MOV C, B

MOV A, OOH

LOOP:

LOAX H

ADD A

INX H

DCR B

JNX LOOP

MOV B, C

CPI OOK

JZ DONE

XCHG

DIV B

MOV E, A

MVI A, OOH

MOV C, A

DAD H


MOV L, A

HLT

END

UNIT - 2

Q-1]



a-3] Design techniques for control units in CPU's include:

i) Hardwired control:

Fixed combinational logic for simple instruction sets.  
The control signals are generated using a network of logic gates  
and flip-flops.

2) MICRO PROGRAMMING:

Microinstructions for complex instruction sets, providing  
flexibility and modifiability. Each microinstruction corresponds  
to a single or small group of related control signals.

3) CONTROL STORE:

Microinstructions stored in a control memory, common  
in microprogrammed control units.

4) FINITE STATE MACHINE (FSM):

state based control for simple architecture.

5) PIPELINE CONTROL:

Managing instruction flow in pipelined CPUs.

6) SUPERSCALAR CONTROL:

Handling parallel execution in superscalar architecture.

7) BRANCH PREDICTION:

Predicting conditional branches to reduce stalls.


8) MICROCODE SEQUENCING:

Techniques to order execution of microinstructions in  
microprogrammed control units.

## Difference b/w Hardwired & Microprogrammed control unit

Attributes	Hardwired cu	Microprogrammed cu
speed	speed is fast	speed is slow
cost of implementation	more costly	cheaper
flexibility	not flexible to accommodate new sys specifications or new instr. redesign is reqd.	more flexible to accommodate new sys specifications or new instr. sets.
ability to handle complex instruction	difficult to handle complex IS.	Easier to handle complex IS.
decoding	complex decoding and sequencing logic.	Easier to decoding & sequencing logic
Applications	RISC microprocessor	CISC microprocessor.
instruction set size	small	large
control memory	Absent	Present
occurrence	occurrence of error is more	occurrence of error is less

### DIAGRAMS:



## Unit - 3

a-1] Floating point numbers are used to represent real numbers in a binary format in computers. The IEEE 754 standard is widely used for representing floating point numbers in single and double precision.

SINGLE PRECISION : [32 bit]

31	30	23 22	0
1 bit	8 bits	23 bits	0

→ a floating pt no. is represented using 32 bits in it.

→ It has 3 parts : sign bit [1 bit], exponent [8 bits], mantissa [23 bits]

→ Sign indicates the sign of the number (+ve/-ve)

→ Exponent part represents exponent of no in a biased form.

→ Mantissa holds the fractional part of the number.

DOUBLE PRECISION : [64 bit]

63	62	52 51	0
1 bit	11 bits	52 bits	0

→ a floating pt no. is represented using 64 bits in it.

→ It has 3 parts : sign bit [1 bit], exponent [11 bits], mantissa [52 bits]

→ Similar to single precision, sign bit represents sign of no, exponent part expresses biased exponent.

→ The mantissa is larger, allowing for greater precision.

### NORMALIZED VALUE :

→ It is the value in floating pt representation where the most significant bit [leftmost bit] of mantissa is always set to 1. This bit is not explicitly stored in representation but is implied. It ensures that floating pt representation of a no is as accurate as possible for given no. of bits.

### NEED OF NORMALIZATION :

1) Increased precision: normalization maximizes precision of representation because most significant bit is always 1.

2) Consistency: It provides consistency to representation.

3) Efficiency: Normalized value leads to more efficient arithmetic operations.

(20.15)<sub>10</sub>

Step 1: Decimal to binary conversion:

$$20 \div 2$$

10	0
5	0
2	1
1	0
0	1

$$0.15 \times 2 = 0.3$$

$$0.3 \times 2 = 0.6$$

$$0.6 \times 2 = 1.2$$

$$0.2 \times 2 = 0.4$$

$$(20.15)_{10} = (10100.0010)_2$$

Step 2: Normalize the number

$$\begin{array}{l} \text{Sign bit} \\ 1.01000010 \times 2^4 \end{array}$$

$$N = 01000010$$

i) single precision format:

$$e - 127 = 4$$

$$e = 131$$

Convert 131 in binary format:

$$131 \div 2$$

$$65$$

$$32$$

$$16$$


$$8$$

$$4$$

$$2$$

$$1$$

$$0$$



$$(10000011)_2$$

31	30	23	22	Exponent	Mantissa
0	1000011	01000010....000			

1 bit  
[Sign]

8 bits  
[Exponent]

23 bits  
[Mantissa]

513	1
256	1
128	0
64	0
32	0
16	0
8	0
4	0
2	0
1	0
0	1

$$(10000000011)_2$$

63	62	52	51	0
0	10000011....000	10000000011....000		

1 bit  
[Sign]

11 bits  
[Exponent]

52 bits  
[Mantissa]

### (Q-2] (a) MANTISSA:

The mantissa, also known as the fraction, is a component of a floating point number in IEEE format 754. It represents fractional part of the number. In IEEE 754 std, the mantissa is normalized which means that the MSB is always assumed to be as 1 and not explicitly stored in representation. In single precision  $\rightarrow$  mantissa is represented using 23 bits. In double precision  $\rightarrow$  mantissa is represented using 52 bits to represent fractional part of no.

### (b) Excess-127:

- 1) It is a bias or offset used in IEEE 754 floating pt representation.
- 2) It is used to represent exponent of floating pt no in a way that all both +ve and -ve exponents to be stored.
- 3) The bias value of single precision IEEE representation is 127.
- 4) And for single double precision it is 1023.

$$\text{single: } [1.N] * 2^{-127}$$

$$\text{double: } [1.N] * 2^{-1023}$$

$$\bullet (-236.87)_{10}$$

Step 1: convert in binary:

$$\begin{array}{r} 236 \div 2 \\ 118 \\ 59 \\ 29 \\ 14 \\ 7 \\ 3 \\ 1 \\ 0 \end{array} \quad \begin{array}{r} 0 \\ 0 \\ 1 \\ 1 \\ 0 \\ 1 \\ 1 \end{array}$$

$$\begin{array}{r} 0.87 \times 2 = 1.74 & 1 \\ 0.74 \times 2 = 1.48 & 1 \\ 0.48 \times 2 = 0.96 & 0 \\ 0.96 \times 2 = 1.92 & 1 \end{array}$$

$$(236.87)_{10} = (11101100.1101)_2$$

## Step 2: Normalization

$$1 \cdot \underline{11011001101} \times 2^7$$

$$N = 11011001101$$

i) Single Precision format:

$$e - 127 = 7$$

$$e = 134$$

convert 134 in binary:

$$134 \div 2$$

67	0
33	1
16	1
8	0
4	0
2	0
1	0
0	1

$$(10000110)_2$$

31	30	23	22	0
1	10000110	11011001101...	000	

1 bit

8 bits

23 bits

[sign] [exponent]

[Mantissa]

ii) Double Precision format:

$$e - 1023 = 7$$

$$e = 1030$$

convert 1030 in binary:

$$1030 \div 2$$

515	0
257	1
128	1
64	0
32	0
16	0
8	0
4	0
2	0
1	0
0	1

$$(100000000110)_2$$

63	62	51	52	0
1	10000110.000	10000000110....000		

1 bit

11 bits

52 bits

[sign] [exponent]

[Mantissa]

$$(100000000110...000) \times (2^{1030})$$