

Standard ECMA-373

1st Edition / June 2006

Near Field Communication Wired Interface (NFC-WI)

a molar



Standard **ECMA-373**

1st Edition / June 2006

Near Field Communication Wired Interface (NFC-WI)

T/F: +41 22 849 6000/01





Introduction

Following the standardisation of Near Field Communication (NFC) systems and their test methods in Ecma International, this Standard specifies a two-wire interface between two components called "Transceiver" and "Front-end". Systems that implement the NFC-WI interface can thus be augmented with e.g. a wireless Front-end for NFCIP-1 as illustrated in Figure 1. Although this Ecma Standard only specifies requirements for the Signal-In and Signal-Out wires and the digital signals they carry, informative Annex A lists some NFCIP-1 specific considerations.




Figure 1 - Context diagram for the NFC wired interface

This Ecma Standard has been adopted by the General Assembly of June 2006.



Table of contents

•	3cope	•
2	Conformance	1
3	References	1
4	Definitions	1
4.1	Clock	1
4.2	Information	1
4.3	Front-end	1
4.4	Transceiver	1
5	Conventions and notations	1
5.1	Representation of bit values	1
5.2	Representation of logical states of LOW and HIGH	1
5.3	Capitalisation of names	1
5.4	State notation	1
6	Acronyms	2
7	General	2
8	Signals	2
8.1	Signal wires	2
8.1.	9	2
8.1.		2
8.2	Electrical characteristics	3
8.3	Clock frequency (f _{CLK})	4
9	NFC-WI states	4
9.1	Off state	4
9.2	Activating state	5
9.2.		5
9.2.	· ·	6
9.3 9.3.	On state 1 Idle	7 7
J.J.	1 1015	/
9.3.		
9.3. 9.4	2 Busy	7
9.3. 9.4 9.4.	2 Busy De-Activating state	



9.4.2 Signal-In deactivation	8
9.5 Command state	8
9.5.1 Escape sequence	8
10 Information-Transfer	9
10.1 Manchester Bit coding	9
10.2 Modified Miller Bit coding	9
10.3 Bit coding for $f_{CLK}/128$ (~106 kb/s)	10
10.3.1 Signal-Out	10
10.3.2 Signal-In	10
10.4 Bit coding for $f_{CLK}/64$ (~212 kb/s)	10
10.4.1 Signal-Out	10
10.4.2 Signal-In	11
10.5 Bit coding for f _{CLK} /32 (~424 kb/s)	11
Annex A (informative) Application of NFC-WI with NFC	IP-1 13
A.1 General	13
A.2 Reference	13
A.3 Propagation delay	13
A.4 Communication Mode	13
A.5 RF-field control during activation	13
A.5.1 Activation without RF-field	13
A.5.2 Activation with RF-field	14
A.6 Signal diagrams	15
A.6.1 f _{CLK} /128	15
A.6.2 f _{CLK} /64	16
Annex B (informative) Command state	17
B.1 Configuration	17



1 Scope

This Ecma Standard specifies the digital wire interface between a Transceiver and a Front-end. The specification includes the signal wires, binary signals, the state diagrams and the bit encodings for three data rates.

2 Conformance

A conforming system implements the NFC-WI requirements specified herein.

3 References

None.

4 Definitions

4.1 Clock

A sequence of LOW and HIGH as defined in 5.2 with duration of 1/(2*f_{CLK}), f_{CLK} is defined in 8.3.

4.2 Information

Bit-coded data as defined in Clause 10.

4.3 Front-end

The Front-end is the entity that drives the Signal-Out wire and receives on the Signal-In wire.

4.4 Transceiver

The Transceiver is the entity that drives the Signal-In wire and receives on the Signal-Out wire.

5 Conventions and notations

5.1 Representation of bit values

Bit values are either ZERO or ONE.

5.2 Representation of logical states of LOW and HIGH

- The logical signal state is LOW if the electrical level of a signal has the input voltage of V_{IL} or the output voltage of V_{OL} as specified in <u>Table 1</u> in 8.2.
- The logical signal state is HIGH if the electrical level of a signal has the input voltage of V_{IH} or the output voltage of V_{OH} as specified in <u>Table 1</u> in 8.2.

5.3 Capitalisation of names

The initial character of names of basic elements, e.g. specific fields, is capitalised.

5.4 State notation

The states are specified in Unified Modelling Language (UML) notation.



6 Acronyms

AND Logical AND operation

f_{CLK} Clock frequency as defined in 8.3

NFC-WI Near Field Communication Wired Interface

OR Logical OR operation
XOR Logical XOR operation

Divide a clock frequency by a constant value.

Table 1 in 8.2 list additional symbols for electrical characteristics.

7 General

The NFC-Wired Interface (NFC-WI) specifies the Signal-In and the Signal-Out wires as illustrated in Figure 2. The wires carry binary signals of HIGH and LOW.




Figure 2 - NFC-WI

The combinations of the signals on the wires make up the NFC-WI states as defined in Clause 9.

Clause $\underline{10}$ specifies encodings for Information transfer, while in the $\underline{\text{On state}}$, for the $\underline{\text{f}_{\text{CLK}}/128}$, $\underline{\text{f}_{\text{CLK}}/64}$ and $\underline{\text{f}_{\text{CLK}}/32}$ data transfer rates.

Annex A lists NFCIP-1 specific considerations for implementing the NFC-WI; Annex B lists possible uses of the Command state, such as changing to alternative protocols.

8 Signals

8.1 Signal wires

8.1.1 Signal-In

The <u>Transceiver</u> drives the Signal-In wire with a binary signal of HIGH and LOW. The Front-end receives the binary signal on Signal-In.

8.1.2 Signal-Out

The <u>Front-end</u> drives the Signal-Out wire with a binary signal of HIGH and LOW. The Transceiver receives the binary signal on Signal-Out.



8.2 Electrical characteristics

The wires shall carry (binary) digital signals as illustrated in Figure 3 and specified in Table 1.




Figure 3 – Illustration of some electrical parameters

Table 1 - Electrical characteristics

Symbol	nbol Parameter Conditions		Min	Max	Unit
DC Char	acteristics				
Vs	Signalling voltage amplitude	Not applicable	1,62	3,63	V
V _{IH}	HIGH level input voltage	Not applicable	1,10	3,63	V
V _{IL}	LOW level input voltage	Not applicable	0	0,70	V
l _{Li}	Input leakage current	Input voltage is between V_{ILmin} and V_{IHmax}		± 4	mA
V _{OH}	HIGH level output voltage	Driver source current of 4mA	1,32	3,63	V
V _{OL}	LOW level output voltage	Driver sink current of 4mA	0	0,30	V
AC Char	acteristics				
t _r	Signal-In, Signal-Out rise time (from 10 % to 90 % of $V_{\rm S}$)	Add an external capacitive load between 10 pF and 30 pF for testing	4	20	ns
t _f	Signal-In, Signal-Out fall time (from 90 % to 10 % of $V_{\rm S}$)	Add an external capacitive load between 10 pF and 30 pF for testing	4	20	ns
t _{SP}	Pulse width of spikes and glitches which must be suppressed by the input filter	Not applicable		1	ns
Cı	Input capacitance	1 MHz test frequency		10	pF
C _L	External load capacitance for the driver	Not applicable		30	pF
V _{ITR}	Input voltage range at signal transitions	Not applicable	- 0,30	3,93	V
	Pulse width	Not applicable	30		ns
Environi	mental / Test Conditions	1	ı		.1
T _{amb}	Ambient temperature for electrical characteristics measurements	Not applicable	20	26	°C



8.3 Clock frequency (f_{CLK})

The clock frequency (f_{CLK}) shall be 13,56 MHz \pm 7 kHz.

9 NFC-WI states

Figure 4 specifies the main NFC-WI states.

The Off state and the On state are the main NFC-WI states. The Off state is the default state.

NFC-WI shall move from the Off state to the On state via the Activating state.

NFC-WI shall move from the On state to the Off state via the De-Activating state.

NFC-WI shall move from the On state to the Command state via the **Escape sequence**.




Figure 4 - Main states of NFC-WI

9.1 Off state

When Signal-In and Signal-Out are LOW for at least 120 µs, the NFC-WI state shall be Off.

NOTE

In this state, power saving features may be implemented.



9.2 Activating state

The NFC-WI shall enter the Activating state when either Signal-Out or Signal-In carry the activation sequence, as specified in <u>9.2.1</u> and <u>9.2.2</u> respectively. When subsequently the opposite wire carries the activation response, the NFC-WI shall enter the <u>On state</u>, see Figure 5.




Figure 5 - Activating state

9.2.1 Signal-Out activation

When the Signal-Out wire carries the ACT_REQ_So, the NFC-WI shall enter the Activating state. When Signal-In carries the ACT_RES_Si no later than 50 ms after entering the Activating state the NFC-WI shall enter the On state. Otherwise the NFC-WI shall enter the Off state.

The activation sequence is illustrated in Figure 6 and Figure 7.




Figure 6 – Signal-Out activation

9.2.1.1 ACT_REQ_So

The Clock on the Signal-Out wire constitutes the ACT_REQ_So as illustrated in the upper part of Figure 7.

9.2.1.2 ACT_RES_Si

The HIGH on Signal-In constitutes the ACT_RES_Si as illustrated in the lower part of Figure 7.






Figure 7 – Signal-Out initiated activation sequence

9.2.2 Signal-In activation

When the Signal-In wire carries the ACT_REQ_Si, the NFC-WI shall enter the Activating state. When Signal-Out carries the ACT_RES_So within a period of between 100 μ s and 50 ms after entering the Activating state the NFC-WI shall enter the On state. Otherwise the NFC-WI shall enter the Off state.

The activation sequence is illustrated in Figure 8 and Figure 9.




Figure 8 – Signal-In activation

9.2.2.1 ACT_REQ_Si

At least 127 pulses with a frequency in the range of 2 MHz to 12 MHz on Signal-In constitute the ACT_REQ_Si as illustrated in the upper part of Figure 9. Subsequently Signal-In shall be HIGH.

9.2.2.2 ACT_RES_So

The Clock on the Signal-Out wire constitutes the ACT_RES_So as illustrated in the lower part of Figure 9.






Figure 9 - Signal-In initiated activation sequence

9.3 On state

The On state consists of the Idle and Busy sub states; Idle is the default sub-state of On, see Figure 10.




Figure 10 – The On state

9.3.1 Idle

While in the On state, in the absence of <u>Information-transfer</u>, the On sub-state shall be Idle. In the Idle sub-state, Signal-In shall carry HIGH, and Signal-Out shall carry the Clock.

9.3.2 Busy

While in the On state, during Information-transfer on either Signal-In or Signal-Out, the On substate shall be Busy.

9.4 De-Activating state

The NFC-WI shall enter the De-Activating state when either Signal-Out or Signal-In carry the deactivation sequence as specified in <u>9.4.1</u> and <u>9.4.2</u> respectively. When subsequently the opposite wire carries the deactivation response, the NFC-WI shall enter the Off state, see Figure 11.






Figure 11 – De-Activating state

9.4.1 Signal-Out deactivation

When Signal-Out carries DEACT_REQ_So, the NFC-WI shall enter De-Activating state. Within 50 ms, the Signal-In shall carry DEACT_RES_Si, and the NFC-WI shall enter the Off state.

9.4.1.1 **DEACT REQ So**

Signal-Out set to LOW for more than 120 µs constitutes the DEACT_REQ_So.

9.4.1.2 **DEACT RES Si**

Signal-In set to LOW constitutes the DEACT_RES_Si.

9.4.2 Signal-In deactivation

When Signal-In carries DEACT_REQ_Si, the NFC-WI shall enter De-Activating state. Within 50 ms, the Signal-Out shall carry DEACT_RES_So, and the NFC-WI shall enter the Off state.

9.4.2.1 DEACT_REQ_Si

Signal-In set to LOW for more than 120 µs constitutes the DEACT_REQ_Si.

9.4.2.2 **DEACT RES So**

Signal-Out set to LOW constitutes the DEACT_RES_So.

9.5 Command state

The Command state shall be entered from the On state using the Escape sequence. The default bit coding in Command state shall be as defined in 10.3, Bit coding for $f_{CLK}/128$.

The Command state is exited with a command. The command set is outside the scope of this Standard.

9.5.1 Escape sequence

At least 127 pulses with a frequency in the range from 2 MHz to 12 MHz on Signal-In constitute the Escape sequence as illustrated in Figure 12. Subsequently Signal-In shall be HIGH.






Figure 12 - Escape sequence

10 Information-Transfer

This Clause specifies the bit coding for three data rates.

10.1 Manchester Bit coding

The Manchester bit coding encodes ONE and ZERO in a LOW to HIGH transition in the middle of a bit period as illustrated in Figure 13.

The first half of the bit is HIGH and the second half of the bit is LOW for a ONE.

The first half of the bit is LOW and the second half of the bit is HIGH for a ZERO.

Reverse polarity shall be permitted.




Figure 13 - Manchester bit coding

10.2 Modified Miller Bit coding

The Modified Miller bit coding defines ONE and ZERO by the position of a pulse during one bit period. The pulse is a transition from HIGH to LOW, followed by a period of LOW, followed by a transition to HIGH. The bit representation is illustrated in Figure 14.

For a ONE the pulse shall occur in the second half of the bit period; the transition from HIGH to LOW shall be in the middle of the bit period.

For a ZERO a pulse shall occur at the beginning of the bit period with the following exception. In case a ZERO bit follows a ONE bit, no pulse shall occur during this ZERO.






Figure 14 - Modified Miller bit coding

10.3 Bit coding for $f_{CLK}/128$ (~106 kb/s)

10.3.1 Signal-Out

Signal-Out shall carry the AND combination of the Modified Miller bit coded data and \underline{f}_{CLK} as illustrated in Figure 15.

The Modified Miller bit coded pulse is at least 7 and at most 45 f_{CLK} cycles long.




Figure 15 - Signal-Out coding at f_{CLK}/128

10.3.2 Signal-In

Coding on Signal-In shall carry the OR combination of the inverted Manchester bit-coded data and (f_{CLK} ÷16). Every bit shall start with the low phase of the (f_{CLK} ÷16) as illustrated in Figure 16.




Figure 16 – Signal-In coding at f_{CLK}/128

10.4 Bit coding for $f_{CLK}/64$ (~212 kb/s)

10.4.1 Signal-Out

Signal-Out shall carry the XOR of the Manchester bit-coded data and the Clock, as illustrated in Figure 17.






Figure 17 – Signal-Out coding at f_{CLK}/64

10.4.2 Signal-In

Coding on Signal-In shall carry the Manchester bit-coded data, as illustrated in Figure 18.




Figure 18 – Signal-In coding at f_{CLK}/64

10.5 Bit coding for $f_{CLK}/32$ (~424 kb/s)

The bit coding for $f_{CLK}/32$ shall be the same as the bit coding for $f_{CLK}/64$ as defined in 10.4.





Annex A (informative)

Application of NFC-WI with NFCIP-1

A.1 General

This Annex list specific considerations for NFCIP-1 devices that implement NFC-WI.

A.2 Reference

ECMA-340 Near Field Communication - Interface and Protocol (NFCIP-1)

A.3 Propagation delay

The propagation delay of the Front-end is the integer number of clock cycles needed for signal processing in the Front-end. This delay is divided into two parts, one time for Signal-Out (t_1) and one for Signal-In (t_2) . The sum of them is the propagation delay.

ECMA-340 Front-ends, using the NFC-WI interface have the following requirements on the propagation delay:

For data rate $f_{CLK}/128$: $(t_1 + t_2)$ equal to 128 clock cycles For data rate $f_{CLK}/64$: $(t_1 + t_2)$ maximum 256 clock cycles For data rate $f_{CLK}/32$: $(t_1 + t_2)$ maximum 256 clock cycles

A.4 Communication Mode

The default communication mode is the Passive communication mode.

A.5 RF-field control during activation

In <u>9.2</u>, the Standard defines the Activating state.

The activation sequence defined in <u>9.2.2</u> only activates the NFC-WI. Whether the NFCIP-1 RF-field is switched on is described by the following two cases.

A.5.1 Activation without RF-field

When ACT_REQ_Si is shorter than 100µs the NFC-WI enters the On state without the Front-end switching on the RF-field.






Figure A.1 – Activation without RF-field

A.5.2 Activation with RF-field

When ACT_REQ_Si is overlapping the ACT_RES_So for at least 16 clock cycles the NFC-WI enters the On state with the Front-end performing the Initial RF collision avoidance sequence as defined in ECMA-340.

If the Front-end is not able to switch on the RF-field it initiates the Signal-Out deactivation.




Figure A.2 – Activation with RF-field



A.6 Signal diagrams

This Clause illustrates possible signal combinations for Signal-In, Signal-Out and the RF-field.

A.6.1 f_{CLK}/128




Figure A.3 – Signal diagram f_{CLK}/128



A.6.2 f_{CLK}/64




Figure A.4 – Signal diagram f_{CLK}/64



Annex B (informative)

Command state

B.1 Configuration

This Standard specifies the Escape sequence to enter the Command state in <u>9.5</u>. The Command state allows the exchange of control and state information between the Transceiver and the Frontend.

Such exchange may include: indication of the presence of the RF-field; information about the state of the RF-Collision avoidance; control information to change data rates and communication modes. Furthermore, the Command mode allows changing to other communication protocols.