#### **Design Compiler**

# Logic Synthesis (Synopsys)

王旭昇

hotline@cic.narl.org.tw

(03)577-3693 ext 885

#### **Outline**

- Introduction
- Prepare your Verilog Code
- Process Setting
- Design Compiler GUI Design Vision
- Setting Constraints
- Compiler
- Report and Analysis
- Save & Run Simulation



#### 1. Introduction




## **IC Design and Implementation**






Idea


# Chip




#### **System Spec.**




#### **Algorithm Analysis**




### **Gate and Circuit Level Design**



## **Physical Design**




#### **Cell-Based Design Flow**




# What is Synthesis

Synthesis = translation + optimization + Mapping




#### **Logic Synthesis Overview**



#### **HDL Compiler**


**GTECH** 

In schematic view, we can see the Verilog file is translated with a **GTECH** library (the Synopsys default)




#### **Design Compiler**

Design Compiler maps Synopsys design block to gate level design with a user specified library



Technology

#### **Synopsys On-Line Document (SOLD)**



#### **How to get the latest User Guide?**



## 2. Prepare your Verilog Code



#### **Verilog Module**

#### Module

Module Name & Port List


Definitions
Port,Wire,Register
Parameter,Integer,Function

Module Instantiations

Module Statements & Constructs

```
module test(a,b,c,d,z,sum);
 input a,b;
                    --Inputs to nand gate
 input[3:0] c,d;
                    --Bused Input
 output z;
                    --Output from nand gate
                    -- Output from adder
 output[3:0] sum;
 wire and_out;
                    --Output from and gate
 reg [3:0] sum;
                    --Bused Output
 AND instance1(a,b,and_out);
 INV instance2(and_out, z);
 always @(c or d)
  begin
          sum = c + d;
  end
endmodule
```

#### **Design Methodology**



#### **Synthesizable Verilog Code**

- Synopsys can't accept all kinds of Verilog and VHDL constructs
- Synopsys can only accept a subset of Verilog syntax and this subset is called "Synthesizable Verilog Code"
- This chapter will introduce synthesizable verilog coding style to you, and this is the first challenge when you use Synopsys to convert your RTL code to Gate level netlist




#### **HDL Compiler Unsupported**

- delay
- initial
- repeat
- wait
- fork ... join
- event
- deassign
- force
- release
- primitive -- User defined primitive
- ◆ time
- triand, trior, tri1, tri0, trireg
- nmos, pmos, cmos, rnmos, rpmos, rcmos
- pullup, pulldown
- rtran, tranif0, tranif1, rtranif0, rtranif1
- case identity and not identity operators (=== and !==)
- forever
- Division and modulus operators
  - division can be done using designware instantiation

```
技巧
```

```
ex:
`define del 1 //define global variable
always @(posedge clk)begin
#`del;
if(!rst) q=0;
else q=d;
end
```

example: wire out=(!oe)? in : 'hz;



#### **Verilog Operators Supported**

- ♦ Binary bit-wise (~,&,|,^,~^)
- ◆ Unary reduction (&,~&,|,~|,^,~^)
- Logical (!,&&,||)
- 2's complement arithmetic (+,-,\*,/,%)
- ◆ Relational (>,<,>=,<=)</p>
- ◆ Equality (==,!=)
- Logical shift (>>,<<)</p>
- Conditional (?:)

#### **Bit-wise, Unary, Logical Operator**

bit-wise
 unary reduction
 logical

 
$$a \mid b = 1011$$
 $| a = 1$ 
 $a \mid b = 1$ 
 $a \& b = 0010$ 
 &  $a = 0$ 
 $a \&\& b = 1$ 



#### Synthesizable Code for Verilog-1995

- Verilog Basis
  - parameter declarations
  - wire, wand, wor declarations
    - reg declarations
    - input, ouput, inout declarations
  - continuous assignments
    - module instantiations
    - gate instantiations
  - 3 always blocks
    - task statements
    - function definitions
  - 4 for, while loop
  - **G** disable
    - if ... else if ... else
  - case, casex, casez
     casex
     case
- Synthesizable Verilog primitives cells
  - and, or, not, nand, nor, xor, xnor
  - bufif0, bufif1, notif0, notif1

#### **Verilog 2001/2005**

- Supported Verilog 2001/2005 Constructs
  - ANSI-C-style port declaraions
  - Power operator (\*\*)
  - Arithmetic shift operators (<<< and >>>)
  - 4 Multidimensional arrays
  - 5 Part select addressing ([+:] and [-:] operators)
  - 6 generate statement
  - signed quantities
- 補充1 如何告知DC要以哪一版本的Verilog語法為主:

```
design_vision> set hdlin_vrlg_std 2001 (1995 / 2001 / 2005)
```

補充2 如何告知DC要以哪一版本的System Verilog語法為主:

design\_vision> set hdlin\_sverilog\_std 2005 (2005 / 2009)

## CIC寒暑假課程報名網頁



## 3. Process Setting for Synthesis Tool



#### 0.18um TSMC/ARM (ver 3.2)

In CIC Cell-Based flow, we support ARM 0.18um cell library, the .synopsys\_dc.setup file in DB/XG mode is as follows

#### .synopsys\_dc.setup


TCL 語法

```
set company "CIC"
set designer "Student"
set search path
                   ". $Your path/CBDK TSMC018 Arm/CIC/SynopsysDC $search path"
set target_library
                       slow.db fast.db tpz973gvwc.db tpz973gvbc.db "
                   " * $target_library dw_foundation.sldb "
set link library
set symbol_library
                   "tsmc18.sdb generic.sdb"
set synthetic library "dw foundation.sldb"
set verilogout no tri true
set hdlin_enable_presto_for_vhdl "TRUE"
set sh enable line editing true
history keep 100
alias h history
          補充:
                ex:
                進入一個synopsys目錄
                unix% cd synTab
                      cd synopsys (自動秀出)
```

#### **Slow v.s. Fast Library**

 Operating condition model scales components delay, directs the optimizer to simulate variations in process, temperature, and voltage

Name	Process	Temp	Volt	Interconnection Model
slow	1	125	1.62	balance_case_tree
typical	1	25	1.8	balance_case_tree
fast	1	-40	1.98	balance case tree



#### 90nm TSMC/ARM

In CIC Cell-Based flow, we support ARM 90nm cell library, the .synopsys\_dc.setup file in DB/XG mode is as follows

#### .synopsys\_dc.setup

TCL 語法


```
set company "CIC"
set designer "Student"
                    ". $Your_path/CBDK_TSMC90G_Arm/CIC/SynopsysDC $search_path "
set search path
set target_library
                        slow.db fast.db tpzn90gv3wc.db tpzn90gv3lt.db "
                    " * $target_library dw_foundation.sldb "
set link library
set symbol library
                    "tsmc090.sdb generic.sdb"
set synthetic library "dw foundation.sldb"
set verilogout no tri true
set hdlin enable presto for vhdl "TRUE"
set sh_enable_line_editing true
history keep 100
alias h history
```

4. Invoke Design Compiler GUI - Design Vision




#### **Invoke Design Vision**

Unix% > dv (Only command mode: dc\_shell)



#### Method 1:Read File

- Read netlists or other design descriptions into Design Compiler
- File/Read
- Support many different formats
  - Verilog: .v
  - VHDL: .vhd
  - System Verilog: .sv
  - EDIF
  - PLA(Berkeley Espresso): .pla
  - Synopsys internal formats:
    - DB(binary): .db
    - Enhance db file: .ddc
    - equation: .eqn
    - state table: .st






#### Method 2:Analyze (1/2)

- Check VHDL & Verilog for syntax and synthesizability
- Create intermediate .mr and .pvl and .syn files and places them in library specified -- <u>design library</u>

Equivalent to design\_vision command (File/Analyze)




- 1. design\_vision> sh mkdir ALU
- 2. design\_vision> define\_design\_lib ALU -path ./ALU
- design\_vision> analyze -library ALU -format verilog muldiv.v

#### Method 2:Elaborate (2/2)

- Elaborate after analyze to bring design into Design Compiler memory using <u>generic</u> components (<u>GTECH</u>)
- Look in the design library for intermediate file for design specified
- Equivalent dc\_shell-xg-t command

(File/Elaborate)



design\_vision> elaborate top -architecture verilog -library ALU

新版DC提供AutoRead功能,例如:

design\_vision> read\_file -autoread -top top -recursive {./ ./dir1 ./dir2}

your top module name

#### **Example: Analyze/Elaborate (1/2)**


Loa History

design\_vision=t>

Errors/Warnings

```
module mul(P,A,B);
parameter A width=16;
parameter B width=16;
input [A_width-1:0]
input [B width-1:0]
output [A width+B width-1:0] P;
assign
                                 P=A*B;
endmodule
                                                                     File / Read
module top(P1,P2,IN1,IN2,IN3,IN4);
input [3:0] IN1,IN2;
                                           Warning: Design 'top' has '2' unresolved references. For more detailed information, use the "link" command. UID-341
                                           Warning: In design 'top', there are 16 multiple-driver nets with unknown wired-logic type. <u>LINT-30</u>
input [4:0] IN3;
                                           Warning: Cell 'U1' (mul param 1) not translated. TRANS-1
                                           Warning: Cell 'U2' (mul param 2) not translated. TRANS-1
                                           Warning: File /users/staff/DSD/andy/test/mul-verilog.pvl for module mul cannot be found. <u>ELAB-320</u>
input [2:0] IN4;
                                           Warning: Parameter mismatch in linking reference 'mul' by name.
                                                  Can't find design. LINK-18
output [7:0] P1,P2;
                                           Warning: File /users/staff/DSD/andy/test/mul-verilog.pvl for module mul cannot be found. ELAB-320
                                           Error: Module 'mul' cannot be found for elaboration. ELAB-357
                                           Error: 'mul' was not identified as a synthetic library module
mul #(4,4) U1(P1,IN1,IN2);
                                                  and could not be successfully elaborated from design library 'WORK'. LINK-10
                                           Warning: Unable to resolve reference 'mul' in 'top'. LINK-5
mul #(5,3) U2(P2,IN3,IN4);
                                           Warning: File /users/staff/DSD/andy/test/mul-verilog.pvl for module mul cannot be found. <u>ELAB-320</u>
                                           Warning: Parameter mismatch in linking reference 'mul' by name.
                                                  can't find design. LINK-18
endmodule
                                           Warning: File /users/staff/DSD/andy/test/mul-verilog.pvl for module mul cannot be found. ELAB-320
                                           Error: Module 'mul' cannot be found for elaboration. ELAB-357
                                           Error: 'mul' was not identified as a synthetic library module
                                                  and could not be successfully elaborated from design library 'WORK'. LINK-10
                                           Warning: Unable to resolve reference 'mul' in 'top'. LINK-5
                                             Clear
```

#### **Example: Analyze/Elaborate (2/2)**




(1


# **Hierarchy View**

Hierarchy/New Logical Hierarchy View Hierarchy 切換處 🔼 Design Vision - TopLevel.1 - [Hier.1] -- top E File Edit View Select List Hierarchy Design Schematic Attributes Timing Test Window Help \_ B × <u>G</u>roup... top Ungroup... DFF4 Logical Hierarchy DFF8 Uniquify 🖢 ==> top Cell Path div New Logical Hierarchy View (G) U4 und mul :[G}U3 div und top :[G]·U2 ⑤ U2 U2 undefined DFF8 :[G}U1 :©∙U1 undefined mul U1

# **Symbol View**



### **Schematic View**




# 5. Setting Design Environment & Constraints



# **Setting Design Environment**

- Beware the defaults are not realistic conditions
  - Input drive is not infinite
  - Capacitive loading is usually not zero
  - Consider process, voltage, temperature (PVT) variation
- The operating environment affects the components selected from target library and timing through your design
- The real world environment you define describes the conditions that the circuit will operate within



- Design Constraints
  - Timing



- Area
- Power



Add <u>e</u>dge pair

Remove edge pair


Invert wave form

Fix hold

OK

### **Sequential Circuit** → **Specify Clock**

Select clock port



Command: create\_clock -period 20 [get\_ports clk]

Cancel Apply

20


# **Define Clock Specification**


- We need to accurately specify the clock including the clock routing details in the early design stage in order to achieve timing convergence
- What should be defined?
- Period
- Waveform
- Uncertainty
  - Skew
- Latency
  - Source latency (option)
  - Network latency
- Transition
  - Input transition
  - Clock transition
- All register-to-register path are constrained now

S.S. WANG / 2011.07 3 - 44

## **Combinational Circuit - Maximum Delay Constraints**

- For combinational circuits primarily
  - Select the <u>start & end points</u> of the timing path
  - Attributes/Optimization Constraints/Timing Constraints





## **Advanced Clock Constraints**

- Multiple Clocks Domain Design
- ➤ Positive & Negative edge Clock Trigger
- Asynchronous Clocks Domain Design
- Clock Gating
- Multicycle Path
- ➤ How to Disable Timing Analysis for Special Path?



- Design Constraints
  - Timing
  - Area



Power




# **Setting Area Constraint**

- Attributes/Optimization Constraints/Design Constraints
- If you only want to concern the area, but don't care the timing. You can use the following constraint script

### Area unit:

- (1) equivalent gate counts
- (2) um x um
- (3) Transistors

set max\_area 0



# **Area Optimization**

Beginning	Area-Recovery	Phase
-----------	---------------	-------

ELAPSED TIME	AREA	WORST NEG SLACK	TOTAL NEG SLACK	DESIGN RULE COST
0:02:00	10086.2	0.00	0.0	0.0
0:02:00	10066.2	0.00	0.0	0.0
0:02:00	10029.6	0.00	0.0	0.0
0:02:00	10019.6	0.00	0.0	0.0
0:02:00	10006.3	0.00	0.0	0.0
0:02:00	9973.0	0.00	0.0	0.0
0:02:00	9949.8	0.00	0.0	0.0
0:02:00	9923.1	0.00	0.0	0.0
0:02:01	9869.9	0.00	0.0	0.0
0:02:01	9859.9	0.00	0.0	0.0
0:02:01	9820.0	0.00	0.0	0.0
0:02:01	9820.0	0.00	0.0	0.0
0:02:01	9806.7	0.00	0.0	0.0
0:02:01	9793.4	0.00	0.0	0.0
0:02:01	9780.1	0.00	0.0	0.0
0:02:01	9753.5	0.00	0.0	0.0
0:02:01	9740.2	0.00	0.0	0.0
0:02:01	9710.2	0.00	0.0	0.0
0:02:01	9683.6	0.00	0.0	0.0
0:02:02	9657.0	0.00	0.0	0.0
0:02:02	9630.4	0.00	0.0	0.0
0:02:02	9603.8	0.00	0.0	0.0
0:02:02	9590.5	0.00	0.0	0.0
0:02:02	9563.8	0.00	0.0	0.0

0:03:08	7784.2	0.00	0.0	0.0
0:03:22	7770.9	0.00	0.0	0.0
0:03:22	7770.9	0.00	0.0	0.0
0:03:23	7764.2	0.00	0.0	0.0
0:03:25	7757.5	0.00	0.0	0.0
0:03:25	7757.5	0.00	0.0	0.0
0:03:27	7747.6	0.00	0.0	0.0
0:03:30	7724.3	0.00	0.0	0.0
0:03:31	7714.3	0.00	0.0	0.0
0:03:31	7711.0	0.00	0.0	0.0
0:03:31	7694.3	0.00	0.0	0.0
0:03:32	7691.0	0.00	0.0	0.0
0:03:32	7684.4	0.00	0.0	0.0
0:03:35	7667.7	0.00	0.0	0.0
0:03:44	7664.4	0.00	0.0	0.0
0:03:44	7651.1	0.00	0.0	0.0
0:03:48	7644.4	0.00	0.0	0.0
0:03:51	7627.8	0.00	0.0	0.0
0:03:56	7621.1	0.00	0.0	0.0
0:04:00	7611.2	0.00	0.0	0.0
0:04:00	7604.5	0.00	0.0	0.0
0:04:00	7601.2	0.00	0.0	0.0
0:04:02	7597.8	0.00	0.0	0.0
0:04:05	7587.9	0.00	0.0	0.0
0:04:07	7577.9	0.00	0.0	0.0
0:04:07	7564.6	0.00	0.0	0.0
0:04:07	7551.3	0.00	0.0	0.0

Optimization Complete

-----




- Design Constraints
  - Timing
  - Area
  - Power





### **Power Model**

- CMOS cell power model
- Switch power (dynamic):
  - Charging output load
- Internal power (dynamic):
  - Short circuit;
  - Charging internal load
- Leakage power (static):
  - Stable state






**Internal power != Short Circuit Power** 



Who consumes switching power?



S.S. WANG / 2011.07

## **Power Optimization**

```
dc_shell-xg-t> compile
dc_shell-xg-t> report_power
```

dc\_shell-xg-t> set\_max\_total\_power 0 uw
dc\_shell-xg-t> compile \_\_inc

dc\_shell-xg-t> report\_power

ELAPSED TIME		WORST NEG SLACK			ENDPOINT	TOTAL POWER
0:00:02 0:00:04 0:00:04	37786.6 37671.2 37647.4	0.00 0.00 0.00	0.0 0.0 0.0	0.0 0.0 0.0		550289024.000 538394432.000 532568320.000
Beginning	Leakage Po 	wer Optimi:	zation (m 	nax_total_powe	r 0 uw)	
ELAPSED		wer Optimi  WORST NEG SLACK	TOTAL NEG	DESIGN	r O uw) ENDPOINT	TOTAL POWER

#### **Power Optimization**

#### w/o Power Optimization:

Cell Internal Power Net Switching Power	= 247.2959 uW = 306.2117 uW	(45%) (55%)
Total Dynamic Power	= 553.5076 uW	
Cell Leakage Power	= 2.6536 uW	

#### w/ Power Optimization:

	= 225.5084 uW = 293.5588 uW	(43%) (57%)
Total Dynamic Power	= 519.0672 uW	(100%)
Cell Leakage Power	= 2.4994 uW	

```
Power Improve: (553.5 - 519) / 553.5 = 6.23%
```

## **Advanced Power Optimization**

### Dynamic power optimization:

- 1 RTL: Clock-Gating (20% 40%, depends on your design)
- RTL: Operand Isolation (5% 20%, depends on your design)
- EDA: Gate level Dynamic power optimization (2 6%)
- Library: MVMS (Multi-VDD Multi-Supply) <-- Library must support PMK (MSV Design: Synopsys UPF / Cadence CPF)
- 5 Leakage power optimization:
  - ◆ EDA: Leakage Power optimization (20 80%) (90nm UMC/Faraday Support Multi-V<sub>T</sub> Cell)

# 6. Compiler Design (Synthesis)




# **Mapping Effort**

- Three effort levels, <u>low</u>, <u>medium</u>, <u>high</u>, determine relative amount of CPU time spent during mapping phase of compile
  - low quicker synthesis, does not do all algorithms
  - medium default, good for many design
  - high it does <u>critical path</u> <u>re-synthesis</u>; but it will use more CPU time; in some cases the action of compile will not terminate


#### **Ultra high:**

compile\_ultra

2010.03-sp5



ex:




# 7. Synthesis Report and Analysis



# **Analyze the Design**

In Design Vision, you can find the set attributes and the results after optimization from <a href="Design">Design</a> report and <a href="Timing">Timing</a> analysis</a>





# Report Timing (2/2)

Timing report shows maximum or minimum delay path of design, the default is to display one maximum delay path

	Point	Incr	Path
	clock clk (rise edge)	0.00	0.00
	clock network delay (ideal)	1.00	1.00
	input external delay	1.00	2.00 f
start point	set_time (in)	0.10	2.10 f
Start point	microwave/set_time (microwave)	0.00	2.10 f
	microwave/micro_st/set_time (micro_st)	0.00	2.10 f
	microwave/micro_st/U4/Y (BUFX10TH)	0.13	2.24 f
	microwave/micro_st/U5/Y (CLKNAND2X8TH)	0.05	2.29 r
	<pre>microwave/micro_st/U20/Y (CLKINVX4TH)</pre>	0.08	2.37 f
	microwave/micro_st/U19/Y (NAND2X6TH)	0.09	2.46 r
	microwave/micro_st/U21/Y (INVX3TH)	0.07	2.53 f
	microwave/micro_st/U24/Y (OR2X8TH)	0.13	2.65 f
	microwave/micro_st/load_clk (micro_st)	0.00	2.65 f
	microwave/loader/load_clk (loader)	0.00	2.65 f
	microwave/loader/U19/Y (NAND2BX91H)	0.12	2.77 f
	microwave/loader/load (loader)	0.00	2.77 f
	microwave/load (microwave)	0.00	2.77 f
	timer/load (timer)	0.00	2.77 f
	timer/U51/1 (BUFX18TH)	0.11	2.88 f
	time //U50/Y (CLKINVX6TH)	0.08	2.96 r
	timer/U43/Y (CLKINVX24TH)	0.13	3.09 f
	timer/U23/Y (OAI22X1TH)	0.29	3.38 r
Net_delay + cell_delay	timer/U40/Y (BUFX6TH)	0.19	3.57 r
riot_dolay r oon_dolay	timer/U101/Y (NAND4X8TH)	0.21	3.79 f
	timer/U64/Y (OR2X4TH)	0.21	4.00 f
are combined	timer/U25/Y (CLKINVX12TH)	0.07	4.07 r
	timer/U53/Y (NAND4X8TH)	0.18	4.25 f
	timer/U34/Y (NAND2BX4)	0.20	4.45 f
The second secon	timer/U75/Y (OAI32X2TH)	0.31	4.77 r
end point	timer/min_msb_next_reg[2]/D (DFFQX4)	0.00	4.77 r
	data arrival time		4.77
	clock clk (rise edge)	4.00	4.00
	clock network delay (ideal)	1.00	5.00
	clock uncertainty	-0.10	4.90
and the same of th	timer/min_msb_next_reg[2]/CK (DFFQX4)	0.00	4.90 r
	library setup time	-0.12	4.78
	data required time		4.78
	data required time		4.78
The same of the sa	data arrival time		-4.77
	slack (MET)		0.01

## **Report Area**

Total

- Area report shows the um<sup>2</sup> of the design
- Design / Report Area

report\_area -hier Report : area Design : top Version: D-2010.03-SP5 Date : Wed Dec 1 13:57:38 2010 Library(s) Used: slow (File: /user/DSD/andy/SYNOPSYS/core/slow\_hvt.db) slow (File: /user/DSD/andy/SYNOPSYS/core/slow.db) Number of ports: Number of nets: 86 Number of cells: 5 Number of references: Combinational area: 1306.065621 Noncombinational area: 342.215997 Net Interconnect area: 31873.492676 don't care net area Total cell area: 1648.281618 Total area: Hierarchical area distribution

	Global cel	Global cell area Loca		l cell area			
Hierarchical cell	Absolute Total	Percent Total	Combi- national	Noncombi- national	Black boxes	Design	
top	1648.2815	100.0	4.2336	0.0000	0.0000	top	
display	330.2209	20.0	0.0000	0.0000	0.0000	display	
display/convml	82.5552	5.0	82.5552	0.0000	0.0000	converter 2	
display/convmm	82.5552	5.0	82.5552	0.0000	0.0000	converter 3	
display/convsl	82.5552	5.0	82.5552	0.0000	0.0000	converter_0	
display/convsm	82.5552	5.0	82.5552	0.0000	0.0000	converter_1	
microwave	299.1744	18.2	0.0000	0.0000	0.0000	microwave	
microwave/loader	112.1904	6.8	112.1904	0.0000	0.0000	loader	
microwave/micro_st	186.9840	11.3	129.1248	57.8592	0.0000	micro_st	
timer	1014.6529	61.6	730.2960	284.3568	0.0000	timer	
_						_	

1306.0657

342.2160 0.0000

## **Report Power**

### Design / Report Power

1

report\_power

```
Library: slow
Operating Conditions: slow
Wire Load Model Mode: top
Design
              Wire Load Model
                                         Library
                       tsmc090 wl10
                                         slow
top
                                       Power Model
Global Operating Voltage = 0.9
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW
                                 (derived from V,C,
    Leakage Power Units = 1pW
```

```
Cell Internal Power = 86.2410 uW (58%)
Net Switching Power = 62.9489 uW (42%)

Total Dynamic Power = 149.1898 uW (100%)

Cell Leakage Power = 2.5576 uW
```

2

report\_power -hier

```
Operating Conditions: slow
                             Library: slow
Wire Load Model Mode: top
Design
              Wire Load Model
                                         Library
                       tsmc090 wl10
                                         slow
Global Operating Voltage = 0.9
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
   Time Units = 1ns
    Dynamic Power Units = 1mW
                                 (derived from V,C,T units)
    Leakage Power Units = 1pW
```


Hierarchy	Switch Power	Int Power	Leak Power	Total Power	%
top	6.29e-02	8.62e-02	2.56e+06	0.152	100.0
display (display)	1.72e-02	2.29e-03	1.76e+05	1.96e-02	12.9
convsl (converter_0)	8.04e-03	1.06e-03	4.53e+04	9.15e-03	6.0
convsm (converter_1)	3.39e-03	4.53e-04	4.43e+04	3.89e-03	2.6
convml (converter_2)	2.86e-03	3.85e-04	4.39e+04	3.29e-03	2.2
convmm (converter 3)	2.88e-03	3.88e-04	4.29e+04	3.31e-03	2.2
timer (timer)	3.10e-02	6.77e-02	1.93e+06	0.101	66.3
microwave (microwave)	1.43e-02	1.62e-02	4.53e+05	3.09e-02	20.3
loader (loader)	4.41e-03	1.52e-03	1.87e+05	6.12e-03	4.0
micro_st (micro_st)	9.84e-03	1.47e-02	2.66e+05	2.48e-02	16.3

# 8. Save All Design & Run Simulation



# **Save Design**

- Save your design to file before you quit Design Compiler
- File/Save saves your design in the ddc (or db) format
- File/Save As can save your design in other Write formats:
  - PLA( Berkeley Espresso): .pla
  - Synopsys formats
    - equation: .eq
    - state table: .st
  - EDIF
  - Verilog: .v
  - VHDL: .vhd



# **Change Naming Rule Script**

set bus\_inference\_style {%s[%d]}

Bus[5]

- set bus\_naming\_style {%s[%d]}
- set hdlout\_internal\_busses true
- change\_names -hierarchy -rule verilog
- define\_name\_rules name\_rule -allowed "A-Z a-z 0-9 \_" -max\_length 255 -type cell
- define\_name\_rules name\_rule -allowed "A-Z a-z 0-9 \_[]" -max\_length 255 -type net
- define\_name\_rules name\_rule -map {{"\\\*cell\\\*" "cell"}}
- define\_name\_rules name\_rule -case\_insensitive
- change\_names -hierarchy -rules name\_rule

#### Example

```
input Tolk:
input BistMode:
output [8:0] SO:
inbut S1:
output S2:
output S3;
input S4:
input test_si:
output test_so:
input test_se;
       n61, n62, n63, n64, n65, n66, n67, n68, N15, N16, N17, N18, N19, <mark>N2</mark>0,
wire
      N21, N22, N23, N27, N28, N29, N30, N31, N32, N33, N34, N35, N53, n16,
       n17, n19, n21, n23, n25, n27, n29, n31, n33, n35, n36, n46, n47, n48,
       n49, n50, n51, n52, n53, n54, n55, n56, n57, n58, n59, n69;
BUFX3 U50 ( .A(test_se), .Y(n69) );
ST_MAG_mbist_DW01_incdec_9_0 r521 ( .A({test_so, n61, n62, n63, n64, n65,
      n66, n67, n68}), .INC_DEC(n36), .SUM({N35, N34, N33, N32, N31, N30,
      N29, N28, N273) );
SDFFNXL S5_reg_8_ ( .SI(n61), .SE(test_se), .D(n54), .CKN(Tclk), .Q(test_so),
      .QN(n33));
```

# **Gate-Level Simulation (Verilog)**

- Write out gate-level netlist (two methods)
  - 1. File/Save As → Verilog (for File format)
  - 2. design\_vision> write -format verilog -hierarchy -output chip\_syn.v
- Get SDF (Standard Delay Format)
  design\_vision> write\_sdf -version 1.0 chip\_syn.sdf
- Modifiy your testfixture file \$sdf\_annotate("the\_SDF\_file\_name", the\_top\_level\_module\_instance\_name);

For example: \$sdf\_annotate("chip\_syn.sdf", chip);

Simulation using NC-Verilog or VCS

unix% ncverilog testfixture.v chip\_syn.v -v your\_simulation\_model.v +access+r unix% vcs -R testfixture.v chip\_syn.v -v your\_simulation\_model.v

tsmc18.v (or tsmc18\_neg.v)

T18: Core

tpz973gv.v

T18: IO

t90: Core

tsmc090 neg.v

.vcd or .fsdb file

t90: IO

tpzn90qv3.v

# **Timing Simulation**

- Begin to simulate synthetic result. Is this function PASS?
  - unix% ncverilog testfixture.v chip\_syn.v -v tsmc18.v -v tpz973gv.v +access+r

unix% nWave &

