9.1.1 Processor State After Reset

Following power-up, The state of control register CR0 is 60000010H (see Figure 9-1). This places the processor is in real-address mode with paging disabled.




Figure 9-1. Contents of CRO Register after Reset

The state of the flags and other registers following power-up for the Pentium 4, Pentium Pro, and Pentium processors are shown in Section 22.39, "Initial State of Pentium, Pentium Pro and Pentium 4 Processors" of the *Intel*® 64 and *IA-32 Architectures Software Developer's Manual, Volume 3B*.

Table 9-1 shows processor states of IA-32 and Intel 64 processors with CPUID DisplayFamily signature of 06H at the following events: power-up, RESET, and INIT. In a few cases, the behavior of some registers behave slightly different across warm RESET, the variant cases are marked in Table 9-1 and described in more detail in Table 9-2.

Register	Power up	Reset	INIT
EFLAGS ¹	00000002H	00000002H	00000002H
EIP	0000FFF0H	0000FFF0H	0000FFF0H
CRO	60000010H ²	6000010H ²	60000010H ²
CR2, CR3, CR4	00000000Н 00000000Н		00000000H
CS	Selector = F000H Base = FFFF0000H Limit = FFFFH AR = Present, R/W, Accessed	Selector = F000H Base = FFFF0000H Limit = FFFFH AR = Present, R/W, Accessed	Selector = F000H Base = FFFF0000H Limit = FFFFH AR = Present, R/W, Accessed
SS, DS, ES, FS, GS	Selector = 0000H Base = 00000000H Limit = FFFFH AR = Present, R/W, Accessed	Selector = 0000H Base = 00000000H Limit = FFFFH AR = Present, R/W, Accessed	Selector = 0000H Base = 00000000H Limit = FFFFH AR = Present, R/W, Accessed
EDX	000n06xxH³	000n06xxH ³	000n06xxH ³
EAX	04	04	04
EBX, ECX, ESI, EDI, EBP, ESP	00000000H	00000000Н	00000000H
STO through ST7 ⁵	+0.0	+0.0	FINIT/FNINIT: Unchanged

Table 9-1. IA-32 and Intel 64 Processor States Following Power-up, Reset, or INIT

Table 9-1. IA-32 and Intel 64 Processor States Following Power-up, Reset, or INIT (Contd.)

Register	Power up	Reset	INIT	
x87 FPU Control Word⁵	0040H	0040H	FINIT/FNINIT: 037FH	
x87 FPU Status Word ⁵	0000H	0000H	FINIT/FNINIT: 0000H	
x87 FPU Tag Word ⁵	5555H	5555H	FINIT/FNINIT: FFFFH	
x87 FPU Data Operand and CS Seg. Selectors ⁵	0000Н	0000H	FINIT/FNINIT: 0000H	
x87 FPU Data Operand and Inst. Pointers ⁵	00000000Н	00000000Н	FINIT/FNINIT: 00000000H	
MMO through MM7 ⁵	000000000000000	000000000000000H	INIT or FINIT/FNINIT: Unchanged	
XMM0 through XMM7	ОН	ОН	Unchanged	
MXCSR	1F80H	1F80H	Unchanged	
GDTR, IDTR	Base = 00000000H Limit = FFFFH AR = Present, R/W	Base = 00000000H Limit = FFFFH AR = Present, R/W	Base = 00000000H Limit = FFFFH AR = Present, R/W	
LDTR, Task Register	Selector = 0000H Base = 00000000H Limit = FFFFH AR = Present, R/W	Selector = 0000H Base = 00000000H Limit = FFFFH AR = Present, R/W	Selector = 0000H Base = 00000000H Limit = FFFFH AR = Present, R/W	
DR0, DR1, DR2, DR3	00000000H	00000000H	00000000Н	
DR6	FFFF0FF0H	FFFF0FF0H	FFFFOFFOH	
DR7	00000400H	00000400H	00000400H	
R8-R15	000000000000000	000000000000000H	000000000000000	
XMM8-XMM15	ОН	ОН	Unchanged	
XCR0	1H	1H	Unchanged	
IA32_XSS	ОН	ОН	ОН	
YMM_H[255:128]	ОН	ОН	Unchanged	
BNDCFGU	OH	OH	ОН	
BND0-BND3	ОН	OH	OH	
IA32_BNDCFGS	ОН	ОН	ОН	
OPMASK	ОН	OH	Unchanged	
ZMM_H[511:256]	ОН	OH	Unchanged	
ZMMHi16[511:0]	ОН	ОН	Unchanged	
PKRU	OH	OH	Unchanged	
Intel Processor Trace MSRs	ОН	OHW	Unchanged	
Time-Stamp Counter	ОН	OHW	Unchanged	
IA32_TSC_AUX	ОН	ОН	Unchanged	
IA32_TSC_ADJUST	OH	ОН	Unchanged	
IA32_TSC_DEADLINE	OH	ОН	Unchanged	
IA32_SYSENTER_CS/ESP/EIP	ОН	ОН	Unchanged	
IA32_EFER	000000000000000	000000000000000H	000000000000000	
IA32_STAR/LSTAR	OH	ОН	Unchanged	
IA32_FS_BASE/GS_BASE	OH	OH	OH	

Table 9-1. IA-32 and Intel 64 Processor States Following Power-up, Reset, or INIT (Contd.)

Register	Power up	Reset	INIT
IA32_PMCx, IA32_PERFEVTSELx	ОН	ОН	Unchanged
IA32_FIXED_CTRx, IA32_FIXED_CTR_CTRL, Global Perf Counter Controls	ОН	ОН	Unchanged
Data and Code Cache, TLBs	Invalid ⁶	Invalid ⁶	Unchanged
Fixed MTRRs	Disabled	Disabled	Unchanged
Variable MTRRs	Disabled	Disabled	Unchanged
Machine-Check Banks	Undefined	Undefined ^w	Unchanged
Last Branch Record Stack	0	OM	Unchanged
APIC	Enabled	Enabled	Unchanged
X2APIC	Disabled	Disabled	Unchanged
MSR_FEATURE_CONFIG	0	OW	Unchanged
IA32_DEBUG_INTERFACE	0	Ow	Unchanged

NOTES:

- 1. The 10 most-significant bits of the EFLAGS register are undefined following a reset. Software should not depend on the states of any of these bits.
- 2. The CD and NW flags are unchanged, bit 4 is set to 1, all other bits are cleared.
- 3. Where "n" is the Extended Model Value for the respective processor, and "xx" = don't care.
- 4. If Built-In Self-Test (BIST) is invoked on power up or reset, EAX is 0 only if all tests passed. (BIST cannot be invoked during an INIT.)
- 5. The state of the x87 FPU and MMX registers is not changed by the execution of an INIT.
- 6. Internal caches are invalid after power-up and RESET, but left unchanged with an INIT.
- W: Warm RESET behavior differs from power-on RESET with details listed in Table 9-2.

Table 9-2. Variance of RESET Values in Selected Intel Architecture Processors

State	XREF	Value	Feature Flag or DisplayFamily_DisplayModel Signatures
Time-Stamp Counter	Warm RESET	Unmodified across warm Reset	06_2DH, 06_3EH
Machine-Check Banks	Warm RESET	IA32_MCi_Status banks are unmodified across warm Reset	06_2DH, 06_3EH, 06_3FH, 06_4FH, 06_56H
Last Branch Record Stack	Warm RESET	LBR stack MSRs are unmodified across warm Reset	06_1AH, 06_1CH, DisplayFamiy= 06 and DisplayModel >1DH
MSR_FEATURE_CONFIG	Warm RESET	Unmodified across warm Reset	06_2AH, 06_2CH, 06_2DH, 06_2FH, 06_3AH, DisplayFamiy= 06 and DisplayModel >37H
Intel Processor Trace MSRs	Warm RESET	Clears IA32_RTIT_CTL.TraceEn, the rest of MSRs are unmodified	If CPUID.(EAX=14H, ECX=0H):EBX[bit 2] = 1
IA32_DEBUG_INTERFACE	Warm RESET	Unmodified across warm Reset	If CPUID.01H:ECX.[11] = 1