



DTR: more memory can fail while neighbouring budgets succeed

● completed ✕ out of memory ○ timeout (unresolved)



simrd reference simulator, DTR heuristic, public traces; no allocator model. InceptionV4 bands at 0.2423 and 0.2527 reproduced by repeats and by unmodified simrd (Stage D).