


Data sheet acquired from Harris Semiconductor SCHS053A – Revised March 2002

CMOS 8-Input NAND/AND Gate

High-Voltage Types (20-Volt Rating)

■ CD4068B NAND/AND gate provides the system designer with direct implementation of the positive-logic 8-input NAND and AND functions and supplements the existing family of CMOS gates.

The CD4068B types are supplied in 14-lead dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline package (NSR suffix), and in chip form (H suffix).




NE-NO CONNECTION

TERMINAL ASSIGNMENT

CD4068B Types

Features:


- Medium-Speed Operation: tpHL, tpLH = 75 ns (typ.) at VDD = 10 V
- Buffered inputs and outputs
- 5-V, 10-V, and 15-V parametric ratings
- Standardized symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package-temperature range): 1 V at V_{DD} = 5 V
 2 V at V_{DD} = 10 V
 2.5 V at V_{DD} = 15 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"



RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	Min.	Max.	Unit
Supply-Voltage Range			
(For T _A = Full Package	3	18	l v
Temperature Range)	3	1 18	Įν



STATIC ELECTRICAL CHARACTERISTICS

CHARACTER	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							UNITS						
ISTIC	Vo	, -,	VDD					+25			JUNITS						
1.4	(V)		(A)	(V)					(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.
Quiescent Device Current, IDD Max.	1	0,5	5	0.25	0.25	7.5	7.5	-	0.01	0.25	μΑ						
	-	0,10	10	0.5	0.5	15	15	-	0.01	0.5							
	-	0,15	15	1	1	30	30	-	0.01	1							
	-	0,20	20	5	5	150	150	-	0.02	5							
Output Low (Sink) Current IOL Min.	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	mA						
	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_							
	1.5	0,15	15	4.2	4	2.8	2,4	3 4	6.8								
Output High- (Source) Current, IOH Min.	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1								
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-							
	9.5	0,10	10:	-1.6	-1.5	-1.1	-0.9	−1.3	-2.6								
	13,5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	_							
Output Voltage: Low-Level, VOL Max.		0,5	5	0.05				-	0	0.05	V						
	_	0,10	10	0.05				-	0	0.05							
	_	0,15	15	0.05				_	0	0.05							
Output Voltage: High-Level, VOH Min.	_	0,5	5	4.95			4.95	5	- "								
		0,10	10	9.95				9.95	10								
	-	0,15	15	14.95			14.95	15	-								
Input Low Voltage, VIL Max.	0.5,4.5	-	5	1.5				-	_	1.5							
	1,9	-	10	3 – –					3								
	1.5,13.5	-	15	4				ı	–	4	٧						
Input High Voltage, VIH Min.	0.5,4.5	-	5	3.5			3.5	-	-								
	1,9		10	7				7									
	1.5,13.5	1	15	11				71	L — j	_							
Input Current IIN Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μА						




Fig. 2 — Typical output low (sink) current characteristics.




Fig. 3 — Minimum output low (sink)

current characteristics.

CD4068B Types

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (V_{DD}) Voltages referenced to VSS Terminal)-0.5V to +20V INPUT VOLTAGE RANGE, ALL INPUTS-0.5V to V_{DD} +0.5V POWER DISSIPATION PER PÄCKAGE (PD): For T_A = +100°C to +125°C..... Derate Linearity at 12mW/°C to 200mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR OPERATING-TEMPERATURE RANGE (T_A).....-55°C to +125°C STORAGE TEMPERATURE RANGE (T_{stg}).....-65°C to +150°C LEAD TEMPERATURE (DURING SOLDERING): At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max $+265^{\circ}$ C




Fig. 4 - Typical output high (source)

current characteristics. DRAIN-TO-SOURCE VOLTAGE (VDS)-V PYNAMIC ELECTRICAL CHARACTERISTICS




Fig. 9 — Typical voltage transfer characteristics (NAND output).




Fig. 10 - Typical dynamic power dissipation as a function of frequency.




Fig. 11 - Quiescent-device-current test circuit.




Fig. 12 - Input current test circuit.




Fig. 13-Input-voltage test circuit.





Fig. 14 – Dynamic power dissipation test circuit.



Dimensions and pad layout for CD4068BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3}) inch).

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated