# SoC Design Lab6

111064559 徐詠祺 112061527 紀承龍


- How do you verify your answer from notebook:
  - 透過和 testbench 相同方式去檢測 mprj checkbits 在執行各個 task 後的 輸出結果,來判斷是否 CPU 有完成正確的運算,並且此處為了解決 PS access checkbits 太慢導致 PS 來不及讀取 checkbits 就已經改變的情況,我們在 firmware 中對 checkbits 進行賦值後增加了 while loop 空轉的部分以增加 checkbits 兩次變化的時間差,藉此來避免 PS 上述的問題,透過此方法在 notebook 上即可順利完成驗證。

```
async def task check():
                                                                reg mprj datal = 0xAB410000;
    while((ipPS.read(0x1c)&0xffff0000) != 0xAB410000):
        continue
                                                                while (c<100000) \{ c = c+1 \};
    print("matmul started")
    while((ipPS.read(0x1c)&0xffff0000) != 0x003E0000):
                                                                int *tmp = matmul();
        continue
                                                                reg_mprj_datal = *tmp << 16;</pre>
    print("matmul 1 passed")
    while((ipPS.read(0x1c)&0xffff0000) != 0x00500000):
                                                                while (c<100000) \{ c = c+1 \};
        continue
                                                                reg_mprj_datal = *(tmp+3) << 16;</pre>
    print("matmul 2 passed")
                                                                c = 0;
                                                                while (c<100000) \{ c = c+1 \};
    while((ipPS.read(0x1c)&0xffff0000) != 0xAB420000):
        continue
                                                                reg_mprj_datal = 0xAB420000;
    print("qsort started")
    while((ipPS.read(0x1c)&0xffff0000) != 0x00280000):
                                                                while (c<100000) \{ c = c+1 \};
                                                                int* tmp2 = qsort();
                                                                reg_mprj_datal = *tmp2 << 16;</pre>
    print("qsort 1 passed")
    while((ipPS.read(0x1c)&0xffff0000) != 0x23710000):
                                                                while (c<100000) \{ c = c+1 \};
        continue
                                                                reg_mprj_datal = *(tmp2+9) << 16;</pre>
    print("qsort 2 passed")
                                                                while (c<100000) \{ c = c+1 \};
    while((ipPS.read(0x1c)&0xffff0000) != 0xAB430000):
        continue
                                                                reg_mprj_datal = 0xAB430000;
    print("fir 1 started")
    while((ipPS.read(0x1c)&0xffff0000) != 0x00000000):
                                                                while (c<100000) \{ c = c+1 \};
                                                                int* tmp3 = fir();
    print("fir 2 started")
                                                                reg_mprj_datal = *tmp3 << 16;</pre>
    while((ipPS.read(0x1c)&0xffff0000) != 0x044A0000):
                                                                while (c<100000) \{ c = c+1 \};
                                                                reg_mprj_datal = *(tmp3+10) << 16;
    print("fir passed")
                                                                c = 0;
    print("ALL Test Done")
                                                                while (c<100000) \{ c = c+1 \};
```

• 最後讀取 mprj io 的值也正確。

```
asyncio.run(async main())
Start Caravel Soc
Waitting for interrupt
matmul started
matmul 1 passed
matmul 2 passed
qsort started
qsort 1 passed
qsort 2 passed
fir 1 started
fir 2 started
fir passed
ALL Test Done
hello
   print ("0x10 = ", hex(ipPS.read(0x10)))
   print ("0x14 = ", hex(ipPS.read(0x14)))
   print ("0x1c = ", hex(ipPS.read(0x1c)))
print ("0x20 = ", hex(ipPS.read(0x20)))
   print ("0x34 = ", hex(ipPS.read(0x34)))
   print ("0x38 = ", hex(ipPS.read(0x38)))
0x10 = 0x0
0x14 = 0x0
0x1c = 0xab510040
0x20 = 0x0
0x34 = 0x20
0x38 = 0x3f
```

### **■** Block Design:



### **■** Timing report/ resource report after synthesis:

• Timing report:

```
From Clock: clk_fpga_0
To Clock: clk_fpga_0
Setup: 0 Failing Endpoints, Worst Slack 9.241ns, Total Violation 0.000ns
Hold: 0 Failing Endpoints, Worst Slack 0.019ns, Total Violation 0.000ns
PW: 0 Failing Endpoints, Worst Slack 11.250ns, Total Violation 0.000ns
```

```
Max Delay Paths
                                                                9.241ns (required time - arrival time)

design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]

(clock source 'clk_fpga_0' {rise@0.000ns fall@12.500ns period=25.000ns})

design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/D

(rising_edge-triggered_cell_FDRE_clocked_by_clk_fpga_0_{rise@0.000ns_fall@12.500ns_period=25.000ns})

clk_fpga_0

Setup_(Max_at_Slow_Process_Corner)

12.500ns_clk_fpga_0_rise@25.000ns_clk_fpga_0_fall@12.500ns)

5.276ns_(logic_0.374ns_(7.089%)_route_4.902ns_(92.911%))

3_(BUFG=1_LUTI=1_LUT6=1)

2.646ns_DCD_-_SCD_+ CPR]
Slack (MET) :
    Source:
    Destination:
    Path Group:
    Path Type:
    Requirement:
    Logic Levels:
Clock Path Skew:
        Destination Clock Delay (DCD): 2.646ns = ( 27.646 - 25.000 )

Source Clock Delay (SCD): 0.000ns = ( 12.500 - 12.500 )
         Source Clock Delay
Clock Pessimism Removal
                                                                      (SCD):
(CPR):
                                                                                                0.000ns
   Clock Uncertainty:
Total System Jitter
Total Input Jitter
Discrete Jitter
                                                                 0.377ns
(TSJ):
                                                                                      ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
                                                                                                0.071ns
                                                                                                0.000ns
```

### • Resource:

1. Slice Logic					
Site Type	Used	Fixed	Prohibited	Available	Util%
Slice LUTs	5349	0	0	53200	10.05
LUT as Logic	5161	j ø	9	53200	9.70
LUT as Memory	188	0	0	17400	1.08
LUT as Distributed RAM	18	0	İ	İ	i i
LUT as Shift Register	170	0		l	l l
Slice Registers	6175	0	0	106400	5.80
Register as Flip Flop	6175	0	0	106400	5.80
Register as Latch	0	0	0	106400	0.00
F7 Muxes	169	0	0	26600	0.64
F8 Muxes	47	0	0	13300	0.35
+	+	+	+	+	++

1.1 Summary of Registers by Type

+	++		+
Total	Clock Enable	Synchronous	Asynchronous
+	++		+
0	_		-
0	_		Set
0	l _ l		Reset
0	l _ l	Set	-
0	l _ l	Reset	-
0	Yes		-
283	Yes		Set
1031	Yes		Reset
130	Yes	Set	-
4731	Yes	Reset	-
+	·		+

2. Slice Logic Distribution

+	+	+	+	+
Used	Fixed	Prohibited	Available	Util%
+   2378	+ I 0	t I 0	+   13300	+   17.88
1678	i ē	· ·		
700	i ē	i		i i
5161	0		53200	9.70
j ø		i	i	j i
4122		i	i	j i
1039	İ	İ		j i
188	0	0	17400	1.08
18	0	İ I	ĺ	l i
0				
			l	
16				
170	0			
43				
81				
46				
6175	0	0	106400	5.80
3038				
318		0	13300	2.39
	2378   1678   700   5161   0   4122   1039   188   18   0   2   16   170   43   81   46   6175	2378   0   1678   0   700   0   5161   0   0     4122   1039   188   0   18   0   0   2   16   170   0   43   81   46   6175   0   3038   3137   2052   1085	2378	1678

\* \* Note: Available Control Sets calculated as Slice \* 1, Review the Control Sets Report for more

#### 3. Memory

+	+	<b>+</b>	+	<del> </del>	++
Site Type	Used	Fixed	Prohibited	Available	Util%
<b>†</b>	+·	+			· <del>-</del>
Block RAM Tile	10	0	0	140	7.14
RAMB36/FIFO*	7	0	0	140	5.00
RAMB36E1 only	7				
RAMB18	6	0	0	280	2.14
RAMB18E1 only	6				
+	+	+	+		

\* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

4. DSP

+	++	+		 ++
Site Type				
DSPs	0 1	0	0	0.00

4. DSP									
Site Type	Used	Fixed	Prohibit	<del>+</del> ed   Ava	+   Available		<del>+</del> %		
DSPs	0	0		o	220	0.00	+ ð		
+	+			+		+	+		
5. IO and GT	Specifi	ic							
<u>+</u>			+	+	+		+	+	+
Si	ite Type	2	Used	Fixed	Prohil	bited	Available	Util%	ļ
Bonded IOB			0	†   0	 	0	125	0.00	i
Bonded IPAE	Os		i õ	0	i	0	2	0.00	i
Bonded IOP	ADs		130	130	i	0	130	100.00	
PHY CONTROL			j ø	j 0	i	0	4	0.00	i
PHASER_REF			j ø	j ø	İ	0	4	0.00	İ
OUT_FIFO			j 0	0	<u> </u>	0	16	0.00	
IN_FIFO			0	0	<u> </u>	0	16	0.00	
IDELAYCTRL			0	0	<u> </u>	0	4	0.00	
IBUFDS			0	0	Γ	0	121	0.00	
PHASER_OUT/			0	0	Γ	0	16	0.00	
PHASER_IN/F			0	0	<u> </u>	0	16	0.00	
IDELAYE2/I	DELAYE2_	_FINEDEL#		0	<u> </u>	0	200		ļ
ILOGIC			0	0	<u> </u>	0	125	0.00	
OLOGIC			0	0	Γ	0	125	0.00	
+			+	+	+		+	+	+

## ■ Latency for a character loop back using UART:

 收送完 hello 字元的 latency 大概 290ms, 所以一個字元的 latency 大概 是 290ms/5=58ms。

In [10]: 1 asyncio.run(async\_main())

Start Caravel Soc
Waitting for interrupt
hello
Uart latency: 290.3437614440918 ms

### ■ Suggestion for improving latency for UART loop back:

• 第一時間想到減少 UART 收送時間的方法就是提升 baud rate,不過改變 baud rate 很高機率會出現收送失敗,而出現亂碼的情況。另一種方法就是 Compiler Optimization, Lab4-2 有其他組提出了此種方式,利用 GCC compiler 的參數讓 firmware 能夠更有效率地跟 CPU 溝通,產生出來的.hex 檔 GCC compiler 也會想盡辦法把檔案大小(code)壓到最小,因此我們就在 run-sim 加上-Oz, github 討論區有人提出了-O1, O2, -O3, -Ofast, -Os 能使用,不過也有額外找到-Og, -Oz 能使用,在 jupyter 上實測下來最後加上-Oz 給 compiler 優化後的 Uart latency 減少了約 90ms。

```
In [10]: 1 asyncio.run(async_main())


Start Caravel Soc
Waitting for interrupt
hello
Uart latency: 204.24127578735352 ms
```

### ■ What else do you observe:


1. 從 compile 完的.out 中可以看到 ISR function(Interrupt Service Routine),當系統中斷發生時,CPU 會中斷正在執行的程序,轉而執行 ISR,並且由下圖 ISR 內容可以看出中斷發生後 CPU 會執行 uart\_read 來收走 uart rx 所收到的資料,並接著進行 uart\_write 把收到的資料由 uart tx 送出以完成一次 loopback。由 ISR 的地址可知他是放在 flash 裡面的,若是能把 ISR 和 uart\_read/write 也放進 user bram 中應能減少 CPU access instruction 所需的時間,也就能減少 uart loop-back latency。

```
10000238 <isr>
10000238: fe010113
                              addi sp,sp,-32
1000023c: 00112e23
                              sw s0,24(sp)
10000240: 00812623
10000244: 00912a23
                              sw s1,20(sp)
10000248: 02010413
                             addi s0,sp,32
1000024c: fc5ff0ef
                              jal ra,10000210 <irq_pending>
10000250: 00050493
                              mv s1,a0
10000254: f95ff0ef
                              jal ra,100001e8 <irq_getmask>
10000258: 00050793
                              mv a5,a0
1000025c: 00f4f7b3
                              and a5,s1,a5
                              sw a5,-20(s0)
lw a5,-20(s0)
10000260: fef42623
10000264: fec42783
10000268: 0047f793
                              andi a5,a5,4
1000026c: 02078063
                              beqz a5,1000028c <isr+0x54>
10000270: 00100513
                             li a0,1
10000274: f3dff0ef
                              jal ra,100001b0 <user_irq_0_ev_pending_write>
10000278: 029000ef
                             jal ra,10000aa0 <uart_read>
1000027c: fea42423
10000280: fe842503
                              lw a0,-24(s0)
10000284: 6a4000ef
                              jal ra,10000928 <uart_write>
10000288: 00000013
1000028c: 00000013
10000290: 01c12083
10000294: 01812403
                              lw s0,24(sp)
10000298: 01412483
                              lw s1,20(sp)
1000029c: 02010113
                              addi sp,sp,32
100002a0: 00008067
```


2. 從 rx 發起 irq 到 tx 傳輸這段時間 CPU 正在處理 interrupt, 大概花了 2446625/25 = 97865 個 cycles



若交由 compiler 去優化,這期間縮短至 672825/25 = 26913 個 cycle,幾乎減少了三倍的時間, cache 肯定佔了很多的功勞。



3. 發生中斷 CsrPlugin\_mepc 會記錄一個地址,去看.out 檔發現記錄這個地址要做的是 uart 要準備寫入一個字元。



4. 跟 Interrupt 有關連的是這個\_zz\_CsrPlugin\_csrMapping\_readDataInit\_1,這是一個地址,不過目前還不知道是怎麼運作的,我在猜想應該是處理 exception 的某個狀態用的。

