

Features

- High input impedance
- Low input capacitance
- Fast switching speeds
- Low on resistance
- Free from secondary breakdown
- Low input and output leakage

Applications

- Normally-on switches
- Solid state relays
- Converters
- Linear amplifiers
- Constant current sources
- Power supply circuits
- Telecom

General Description

The Supertex DN2540 is a low threshold depletion mode (normally-on) transistor utilizing an advanced vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Ordering Information

Davisa		Package Options	Package Options							
Device	TO-92	TO-220	TO-243AA ⁽¹⁾	BV _{DSX} /BV _{DGX} (V)	max (Ω)	min (mA)				
DN2540	DN2540N3-G	DN2540N5-G	DN2540N8-G	400	25	150				

⁻G indicates package is RoHS compliant ('Green')

⁽¹⁾ Same as SOT-89.






Absolute Maximum Ratings

Parameter	Value
Drain-to-source voltage	BV _{DSX}
Drain-to-gate voltage	BV_{DGX}
Gate-to-source voltage	±20V
Operating and storage temperature	-55°C to +150°C
Soldering temperature*	300°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Pin Configurations





3-Lead TO-243AA (N8)

^{*}Distance of 1.6mm from case for 10 seconds.

Product Marking



YY = Year Sealed WW = Week Sealed _ = "Green" Packaging

3-Lead TO-92 (N3)



L = Lot Number YY = Year Sealed WW = Week Sealed = "Green" Packaging

3-Lead TO-220 (N5)

DN5DW

W = Code for week sealed

3-Lead TO-243AA (N8)

Thermal Characteristics

Package	I _D (continuous) ⁽¹⁾ (mA)	I _D (pulsed) (mA)	Power Dissipation @T _c = 25°C (W)	Θ _{jc} (°C/W)	Θ _{ja} (°C/W)	l _{DR} ⁽¹⁾ (mA)	I _{DRM} (mA)
TO-92	120	500	1.0	125	170	120	500
TO-220	500	500	15	8.3	70	500	500
TO-243AA	170	500	1.6(2)	15	78(2)	170	500

Notes:

- (1) I_D (continuous) is limited by max rated T_j.
 (2) Mounted on FR5 board, 25mm x 25mm x 1.57mm.

Electrical Characteristics ($T_A @ 25^{\circ}C$ unless otherwise specified)

Cum	Dayamatar	Min	True	Max	Heite	Conditions		
Sym	Parameter	Min	Тур	Max	Units	Conditions		
BV _{DSX}	Drain-to-source breakdown voltage	400	-	-	V	$V_{GS} = -5.0V, I_{D} = 100\mu A$		
V _{GS(OFF)}	Gate-to-source OFF voltage	-1.5	-	-3.5	V	$V_{DS} = 25V, I_{D} = 10\mu A$		
$\Delta V_{GS(OFF)}$	Change in $V_{\mbox{\tiny GS(OFF)}}$ with temperature	-	-	4.5	mV/°C	$V_{DS} = 25V, I_{D} = 10\mu A$		
I _{GSS}	Gate body leakage current	-	-	100	nA	$V_{GS} = \pm 20V$, $V_{DS} = 0V$		
		1	-	10	μA	V_{DS} = Max rating, V_{GS} = -10V		
I _{D(OFF)}	Drain-to-source leakage current	-	-	1.0	mA	$V_{DS} = 0.8 \text{ Max Rating}, V_{GS} = -10V, T_A = 125^{\circ}C$		
I _{DSS}	Saturated drain-to-source current	150	-	-	mA	$V_{GS} = 0V, V_{DS} = 25V$		
R _{DS(ON)}	Static drain-to-source ON-state resistance	ı	17	25	Ω	$V_{GS} = 0V$, $I_D = 120mA$		
$\Delta R_{DS(ON)}$	Change in $\boldsymbol{R}_{\text{DS}(\text{ON})}$ with temperature	ı	-	1.1	%/°C	$V_{GS} = 0V$, $I_D = 120mA$		
G _{FS}	Forward transconductance	ı	325	-	mmho	$V_{DS} = 10V, I_{D} = 100mA$		
C _{ISS}	Input capacitance	ı	200	300		V = -10V.		
C _{oss}	Common source output capacitance	-	12	30	pF	$V_{GS} = -10V,$ $V_{DS} = 25V,$		
C _{RSS}	Reverse transfer capacitance	-	1	5		f = 1MHz		


Sym	Parameter	Min	Тур	Max	Units	Conditions		
t _{d(ON)}	Turn-ON delay time	-	-	10				
t _r	Rise time	-	-	15	20	V _{DD} = 25V,		
t _{d(OFF)}	Turn-OFF delay time	-	-	15	ns	$V_{DD} = 25V,$ $I_{D} = 150\text{mA},$ $R_{GEN} = 25\Omega,$		
t _f	Fall time	-	-	20		OLA CONTRACTOR OF THE CONTRACT		
V _{SD}	Diode forward voltage drop	-	-	1.8	V	V _{GS} = -10V, I _{SD} = 120mA		
t _{rr}	Reverse recovery time	-	800	-	ns	V _{GS} = -10V, I _{SD} = 1.0A		


Notes:

 $1. \textit{All D.C. parameters } 100\% \ tested \ at \ 25^{\circ} \textit{C unless otherwise stated.} \ (\textit{Pulse test: } 300\mu \textit{s pulse, } 2\% \ duty \ \textit{cycle.})$


2.All A.C. parameters sample tested.


Switching Waveforms and Test Circuit








Typical Performance Curves


















Thermal Response Characteristics


Typical Performance Curves (cont.)

















3-Lead TO-92 Package Outline (N3)





Front View


Side View



Sym	ıbol	Α	b	С	D	E	E1	е	e1	L
. .	MIN	.170	.014	.014	.175	.125	.080	.095	.045	.500
Dimension (inches)	NOM	-	-	-	-	-	-	-	-	-
(mones)	MAX	.210	.022	.022	.205	.165	.105	.105	.055	-

Drawings not to scale.

3-Lead TO-220 (Power Package) Package Outline (N5)




Symbol		Α	A1	A2	b	b2	С	D	D1	D2	E	E1	E2	е	H1	L	L1	Q	ФΡ
	MIN	.140	.020	.080	.015	.045	.014	.560	.330	.480	.380	.270	-		.230	.500	-	.100	.139
Dimension (inches)	NOM	-	-	-	.027	.057	-	-	-	-	-	-	-	.100 BSC	-	-	-	-	-
(mones)	MAX	.190	.055	.115	.040	.070	.024	.650	.355	.507	.420	.350	.030		.270	.580	.250	.135	.161

JEDEC Registration TO-220, Variation AB, Issue K, April 2002.

Drawings not to scale.

3-Lead TO-243AA (SOT-89) Package Outline (N8)



Symbol		Α	b	b1	С	D	D1	Е	E1	е	e1	Н	L
	MIN	1.40	0.44	0.36	0.35	4.40	1.62	2.29	2.13		3.00 BSC	3.94	0.89
Dimensions (mm)	NOM	-	-	-	-	-	-	-	-	1.50 BSC		-	-
(11111)	MAX	1.60	0.56	0.48	0.44	4.60	1.83	2.60	2.29		200	4.25	1.20

JEDEC Registration TO-243, Variation AA, Issue C, July 1986.

Drawings not to scale.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". **Supertex** does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the **Supertex** website: http://www.supertex.com.

©2007 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.