



ASSIGNMENT 7

[Design of a combinational logic circuit for 3-BIT ADDER AND SUBTRACTOR using 2 input NAND GATES]


NAME: ROHIT SADHU

ROLL NO.: 002010501074


Expt. No. 7A

Date	
Page	

Objective:- Implementing a 3 bit adder using only 2 input NAND GATES.



where, x_0, x_1, x_2 are 1 bit adders



Truth Table:- (1 bit adder).

A	B	Cin	S	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Onward

Teacher's Signature.....

K-Map for 1 bit adder

$$S \rightarrow$$

A \ B	0	1	1	0
0		1		1
1	1		1	

→ Check board
configuration
(No pairings)

$$S = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$\Rightarrow [S = A \oplus B \oplus C]$$

$$C_o \rightarrow$$

A \ B	0	1	1	0
0			1	
1		1	1	1

$$C_o = BC_{in} + AC_{in} + AB = AB + C_{in}(A \oplus B)$$


For 3 bit adder we use combination of these 1 bit adders.

ward


Teacher's Signature.....

CIRCUIT DIAGRAM:

1 BIT FULL ADDER:




3 BIT FULL ADDER:



Expt. No.

Date	
Page	

3-bit subtractor :-



Truth Table:- (1 bit subtractor)

A	B	Cin	D	B ₀
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

K-Map:-

D →

A \ BC	00	01	11	10
0		1		1
1	1		1	

B₀ →

A \ BC	00	01	11	10
0		1	1	1
1			1	

checkboard config.

$$[D = A \oplus B \oplus C_{in}]$$

$$B_0 = BC + \bar{A}C + \bar{A}B$$

$$= B(C + \bar{A}) + \bar{A}(B \oplus C)$$

Onward

Teacher's Signature.....

