

[Design of a combinational logic circuit for <u>3-BIT ADDER AND SUBTRACTOR</u> using 2 input NAND GATES]

NAME: ROHIT SADHU


ROLL NO.: 002010501074

						Date	
Expt. No.	7.						
	Objective:	- Im NA	plementi.	ng a 3 bit	adder usin	ng only 2 input	
	Cinemit:	Cz	Sz	Si	(0)	Xo K Cin-O So.	
•	where	, Xo	, X1, X2	are 1 bit a	idder		
		C	A _	1-bit addur		Sum) (carry out).	
	7 mith 7	iable;	- (1 bi	tadder).			
					1	6	
		A	В	Cim	S	Cont	
		A	0	Cin	S	Cont	
•		0			0 0		
•			0		, 0	O	
•		0	0	0	0 0	0	
•		0 0	0	0	0	0	
•		0 0	0	0		0 0 0	
•		0 0	0 0 1	0	0	0 0 0	
•		0 0	0 0 1	0 1 0 1	0	0 0 0	
e Inward		0 0	0 0 1	0 1 0 1	0	0 0 0	


xpt. No.	Date Page
	K-Map for this adder S- A Cologo of 11 10 Show the check board
	(No pairing)
	S = ABC+ABC +ABC +ABC D [S = A \oplus B \oplus C]
•	CO - M (mov or 11 10
	Co = B Cin + A Cin + A B = AB + Cin (A + B)
	For 3 bit adder we use combination of these 1 bit adders.
•	
ward	
	Teacher's Signature
	DESCRIPTION OF THE PARTY OF THE

CIRCUIT DIAGRAM:

1 BIT FULL ADDER:




3 BIT FULL ADDER:



	Poate						
Expt. No.	Page						
	3-bit subtractor:						
	A - 1 - bit - D (Difference)						
	B Full Cin Sustractor B. (output Borrow)						
	(Burnow from rent stag)						
	Truth Table: [I bit subtractor)						
1							
	A B Cin D B.						
	0 0 1 1 1						
	0 1 0 1 1						
	0 1 , 1 0 1						
	1 0 0 , 1 0						
	1 0 1 0 0						
	1 1 0 0 0						
	K-Map:						
	D- A 800 01 11 10 B A 800 01 11 10						
	[D = A (+ B (+ TA B)) [D = A (+ B (+ TA B)) [D = A (+ B (+ TA B)) [D = A (+ TA B) (+ TA (+ TA B))						
	$[D = A \oplus B \oplus C_{in}] = B(+ A(B \oplus C))$						
Onward _							
	Teacher's Signature						

CIRCUIT DIAGRAM:

1 BIT FULL SUBTRACTOR:



3 BIT FULL SUBTRACTOR:

