

[Design a 4-BIT REGISTER] with (i) parallel-in/parallel-out

(ii) serial-in/serial-out features using 2 input NAND GATES]

NAME: ROHIT SADHU

ROLL NO.: 002010501074

Expt. No.	Date Page
	Objective: To implement a 4-bit register with  (a) Parallel - In / Parallel - Out  (b) Serial - In / Serial - Out features.
	Theory: Shift registers load the data present on its inputs and then shift it to its output once every.
-	shift register serially, or all together at the same time in a parallel configuration.
	In a Parallel-In [Parallel-Out register, the parallel data is roaded simultaneously into the register.  and transferred together to their respective outputs
	by the same clock pulse.  In a Serial In / Serial Out Register, the register is  loaded with serial data, one bit at a time, and.  one data is shifted serially out of the register,
-	one sit at a time.
Önward	
	Teacher's Signature

## CIRCUIT DIAGRAM:



