

[Design of a combinational logic circuit using 2 input NAND gates for


(i) 4X1 MULTIPLEXER (ii) 1X4 DEMULTIPLEXER]

NAME: ROHIT SADHU

ROLL NO.: 002010501074

-	A BEST						N C TO				
Expt. No.							Page				
	Objective: In										
•	Theory: A multiplener is a device that selects one of several analog or digital input signals and forwards. The selected input into a signal line.										
	Brock Diagram:										
	D ₁	1	4; MU		Serial	out y					
0	Truth Table:		So	Sı							
	Select Lines Data Lines Output										
	So	8,	Do	D,	D2	D ₃ .	Y				
	0	0	Do	×	*	×	Do				
	0	1	×	D,	×	*	D,				
	1	0	×	×	D ₂	× 03.	D ₂				
Önward	Expression: - Y = SoS, Do + SoS, D, + SoS, D, + SoS, D,										
	and the same			9		Teach	er's Signature				

CIRCUIT DIAGRAM: -



Expt. No.	Date
a) No.	nents:-
	rer no. of gates result in:- Reduced cost. Reduction in complexity and interconnection
ciii)) Smaller area convered by sircuit on circuit board.
\$ =	
Önward	
	Teacher's Signature

Expt. No.	48								Date		
	Objective; Implementing a 1 to 4 Demultiplexer.										
	Theory: A demultiplener is a device that takes a single input line and routes it to one of the several output lines.										t
	Block Diagram :-										
•		Jup	ut)	1:4	1	y, Output					
				DEMU	X	→ Y ₂					
		So S,									
	Truth Tal	Truth Table:									
		Data	Select	Line		o ut pu	t				
0			Su-	S,	40	٧,	Y2	Y3.			
		D	0	0	D	X	X	×			
		D	0	1	×	0	×	×			
		0	1	0	×	×	X	D D			
Önward	Expressions: Yo = DSOS, Y, = DSOS,										
	$Y_2 = D S_0 \overline{S_1}$ $Y_3 = D S_0 S_1$										
	Teacher's Signature										

CIRCUIT DIAGRAM: -

