









2.2.1 上电解复位时序


3B6000 对于上电顺序没有强制要求, 推荐先上核电 (VDDN、VDDP), 再自低向高上其它电 (1.0V、1.2V、1.8V)。当 **3B6000** 的 **SYSRESTn** 变高后, 处理器内部的复位逻辑开始初始化芯片。**SYSRESTn** 最好在电源稳定至**至少保持 100ms 有效**, 以保证复位逻辑能可靠采样。此后 **Core**、**DDR** 和 **PCIE** 域相继初始化完成并根据配置引脚的输入去复位外部设备。

Power State	Description	RTC	ALW	RUN	G_CPU	G_MEM	G_PERI
S0	Run	ON	ON	ON	ON	ON	ON
S3	Suspend to RAM	ON	ON	OFF	OFF	ON	OFF
S4	Hibernate/Suspend to Disk	ON	ON	OFF	OFF	OFF	OFF
S5	Soft OFF	ON	ON	OFF	OFF	OFF	OFF










Group	Region
G_CPU	1.8V_CPU 1.0V_CPU_PCIE CPU_VRM
G_MEM	DIMM
G_PERI	IX7012













==>CPU_I2C1_SCL_SMBUS SOLT MEM DIMM0[7A], SOLT MEM DIMM1[7A], SOLT MEM DIMM2[7A], SOLT MEM DIMM3[7A]
==>CPU_I2C1_SDA_SMBUS SOLT MEM DIMM0[7A], SOLT MEM DIMM1[7A], SOLT MEM DIMM2[7A], SOLT MEM DIMM3[7A]



PCIE PRSTN



启动配置: 010100



Drawn BY Harry Zhang

Checked BY

DATE 6/17/2026

Size A2


FCSM No.

Scale

DWG No. CPU MISC.SchDoc

Sheet 8/39

Rev 0.0



Drawn BY Harry Zhang

Checked BY

DATE 4/4/2026

Size A2


FCSM No.






DWG No. CPU Power.SchDoc

Rev 0.0

Scale



Sheet 9/39





CPU_I2C1_SCL_SMBUS CPU_MISC[7A], SOLT_MEM_DIMM1[7A], SOLT_MEM_DIMM2[7A], SOLT_MEM_DIMM3[7A]
CPU_I2C1_SDA_SMBUS CPU_MISC[7A], SOLT_MEM_DIMM1[7A], SOLT_MEM_DIMM2[7A], SOLT_MEM_DIMM3[7A]

CPU_MC2_DDR4_DQ[63.0] CPU_MEM_A[2A], SOLT_MEM_DIMM1[7A]
CPU_MC2_DDR4_DQS[63.0] CPU_MEM_A[2C], SOLT_MEM_DIMM1[7A]
CPU_MC2_DDR4_A[13..0] CPU_MEM_A[4A], SOLT_MEM_DIMM1[7A]
CPU_MC2_DDR4_A17 CPU_MEM_A[4A], SOLT_MEM_DIMM1[7A]
CPU_MC2_DDR4_RASN CPU_MEM_A[4C], SOLT_MEM_DIMM1[7A]
CPU_MC2_DDR4_CASN CPU_MEM_A[4C], SOLT_MEM_DIMM1[7A]
CPU_MC2_DDR4_BA[1..0] CPU_MEM_A[4A], SOLT_MEM_DIMM1[7A]
CPU_MC2_DDR4_BG[1..0] CPU_MEM_A[4B], SOLT_MEM_DIMM1[7A]
CPU_MC2_DDR4_WEN CPU_MEM_A[4C], SOLT_MEM_DIMM1[7A]
CPU_MC2_A1_DDR4_CKE[1..0] CPU_MEM_A[4B]
CPU_MC2_A1_DDR4_CKE[1..0] CPU_MEM_A[4B]
CPU_MC2_DDR4_CB[7..0] CPU_MEM_A[4B], SOLT_MEM_DIMM1[7A]
CPU_MC2_DDR4_ACTN CPU_MEM_A[4A], SOLT_MEM_DIMM1[7A]
CPU_MC2_DDR4_PAR CPU_MEM_A[4C], SOLT_MEM_DIMM1[7A]
CPU_MC2_DDR4_RESETN CPU_MEM_A[4C], SOLT_MEM_DIMM1[7A]
CPU_MC2_A1_DDR4_ODT[1..0] CPU_MEM_A[4B]
CPU_MC2_DDR4_CID2 CPU_MEM_A[4C], SOLT_MEM_DIMM1[7B]
CPU_MC2_DDR4_SCSN[3..0] CPU_MEM_A[4C], SOLT_MEM_DIMM1[7B]



Drawn BY Harry Zhang

Checked BY

DATE 4/4/2026

Size A2

FCSM No.

DWG No.




SOLT_MEM_DIMM0.SchDoc



Rev 0.0

Scale


Sheet

13/39







	Drawn BY Harry Zhang			
	Checked BY			
	DATE 4/4/2026			
	Size A2	FCSM No.	DWG No. SOLT M2.SchDoc	A Rev 0.0
	Scale		Sheet 15/39	














VRM_CPU_VDDN_PWM[7..1] PWR CPU AVS Controller[5B]
VRM_CPU_VDDP_PWM[1] PWR CPU AVS Controller[5B]

VRM_CPU_VDDN_CS[7..1] PWR CPU AVS Controller[5B]
VRM_CPU_VDDP_CS[1] PWR CPU AVS Controller[5B]


VRM_CPU_VDDP_TSEN PWR CPU AVS Controller[5C]
VRM_CPU_VDDN_TSEN PWR CPU AVS Controller[5B]



Drawn BY Harry Zhang			
Checked BY			
DATE 4/4/2026			
Size A2	FCSM No.	DWG No. PWR CPU VDD.SchDoc	Rev 0.0
Scale		Sheet 21/39	



Drawn BY Harry Zhang				
Checked BY				
DATE		4/4/2026		
Size A2	FCSM No.	DWG No. PWR CPU VDDIO PLL_SchDoc	A	Rev 0.0
Scale			Sheet	22/39




EN_1.0V_CPU_PCIE System MCU[7A]
PG_1.0V_CPU_PCIE System MCU[7B]
EN_1.8V_CPU System MCU[7B]
PG_1.8V_CPU System MCU[7A]

VOUT 1.0V @ 10A
VOUT=0.6*(1+R1/R2)
1.0V=0.6*(1+3.3/4.99)
OCP=18A
FCCM,800KHZ
SS=2ms

VOUT 1.8V @ 8A
VOUT=0.6*(1+R1/R2)
1.8V=0.6*(1+10/4.99)
OCP=12A
FCCM,800KHZ
SS=2ms

Drawn BY Harry Zhang			
Checked BY			
DATE 4/4/2026			
Size A2	FCSM No.	DWG No. PWR.CPU_PCIE 1V8.SchDoc	Rev 0.0
Scale		Sheet 23/39	







Table 2: Threshold Setting

L _{lim DC} (A)	R _{CS} (KΩ)
8	3.83
7.5	4.02
7	4.32
6.5	4.64
6	4.87
5.5	5.49
5	5.9
4.5	6.49
4	7.15



IX7012的上电时序如图22所示，VDD09电源没有上电时序要求，VCC33必须在VCC18上电20us之后再上电，且VCC18和VCC33之间的电压差最大不得超过1.98V。

















图 22 IX7012 上电时序

IX7012可用ASM2812替换
+1.8V供电改为+2.5V
+0.9V供电改为+1.05V
补贴3.3V SUS供电电阻











Drawn BY Harry Zhang			
Checked BY			
DATE 4/4/2026			
Size A2	FCSM No.	DWG No. IX7012 GND.SchDoc	Rev 0.0
Scale		Sheet 30/39	








芯片型号	PIN13	PIN42	PIN41	功能描述
	CFG2	CFG1	CFG0	
CH338X	0	0	0	内部 EEPROM 配置参数功能使能。 复位期间其它功能配置引脚使能。 HUB 自供电模式。
	0	0	1	内部 EEPROM 配置参数功能使能。 SMBus 接口使能。 复位期间其它功能配置引脚禁止。 HUB 自供电模式。
	0	1	0	内部 EEPROM 配置参数功能使能。 复位期间其它功能配置引脚使能。 USB 总线供电模式。
	0	1	1	内部 EEPROM 配置参数功能禁止。 I2C 接口使能。 复位期间其它功能配置引脚禁止。 HUB 自供电模式。
	1	0	0	内部 EEPROM 配置参数功能使能。 复位期间其它功能配置引脚使能。
	1	0	1	HUB 自供电模式。
	1	1	0	HUB 自供电模式。
	1	1	1	内部 EEPROM 配置参数功能使能。






















芯片型号	功能配置	引脚状态及功能配置描述		
		PIN40 SDA/SMBDAT	PIN45 SUSP/PSSELF	功能说明
CH338X	设备移除功能配置	0	0	所有端口为可移除设备。
		0	1	端口 1 为不可移除设备。
		1	0	端口 1/2 为不可移除设备。
		1	1	端口 1/2/3 为不可移除设备。
	电流过流、电源控制模式配置	PIN34 GANG_EN		功能说明
		0		整体模式(整体过流、整体控制)。
		1		独立模式(独立过流、独立控制)。
	电源控制引脚极性配置	PIN49 LED_A2		功能说明
		0		低电平有效。
CH338X	过流检测引脚极性配置	PIN47 LED_A3		功能说明
		0		高电平有效(OC_LEVEL = 1)。
		1		低电平有效(OC_LEVEL = 0)。
	LED 指示灯引脚极性配置	PIN33 LED_A4		功能说明
		0		高电平有效。
		1		低电平有效。



PERI_USB2[0..0] PERI USB3 Controller[4B]



Drawn BY Harry Zhang				
Checked BY				
DATE 4/4/2026				
Size A2	FCSM No.	DWG No. PERI USB Power and Connector.SchDoc	A	Rev 0.0
Scale			Sheet 33/39	



Drawn BY	Harry Zhang
----------	-------------

Checked BY

DATE	4/4/2026
------	----------

	Size
--	------

Size	FCSM No
------	---------

A2

Scale

DWG No.

PERI ETH.SchDoc

--	--

[illegible]

--	--

