Safety Annex Users Guide

Version 0.8.2

Danielle Stewart: University of Minnesota, dkstewar@umn.edu

Jing (Janet) Liu: Collins Aerospace, jing.liu@collins.com

Darren Cofer: Collins Aerospace, darren.cofer@collins.com  
Mike Whalen: University of Minnesota, mwwhalen@umn.edu

Mats Heimdahl: University of Minnesota, heimdahl@umn.edu

Version History

|  |  |  |  |
| --- | --- | --- | --- |
| Version | Date | Author | Information |
| 0.1 | 9/1/2017 | Danielle Stewart | Initial version of the Safety Annex Users Guide. |
|  |  |  |  |
| 0.2 | 3/22/2018 | Danielle Stewart | Updates to tool and grammar |
|  |  |  |  |
| 0.3 | 4/2/2018 | Danielle Stewart | Updates to installation instructions |
| 0.4 | 9/21/2018 | Danielle Stewart | Compositional generation of artifacts, SOTERIA installation instructions, OSATE development environment installation instructions. |
|  |  |  |  |
| 0.5 | 12/18/2018 | Danielle Stewart  Janet Liu | Removed SOTERIA install instructions and updated OSATE user and development environment installation instructions. |

0.6 6/17/2019 Danielle Stewart Added Propagate Type Statement

describing asymmetric faults.

0.7 7/9/2019 Danielle Stewart Added running example to grammar

description.

0.8 9/30/2019 Danielle Stewart Added examples and installation updates.

Janet Liu

0.8.1 1/19/2020 Janet Liu Updated installation info and figure

references.

0.8.2 4/1/2020 Danielle Stewart Clarified fault activation statements,

changed to new AGREE syntax, update

user’s guide.

0.9 5/1/2020 Danielle Stewart Added interval statements, new install

Instructions, new menu items.

Table of Contents

[1 Introduction 4](#_Toc39224424)

[1.1 Github Repositories 4](#_Toc39224425)

[2 Installations: Safety Annex, AGREE, AADL 4](#_Toc39224426)

[2.1 Tool Suite Overview 4](#_Toc39224427)

[2.2 Installation 5](#_Toc39224428)

[2.2.1 Install OSATE with Safety Annex and AGREE 6](#_Toc39224429)

[2.2.2 Set AGREE Analysis Preferences 6](#_Toc39224430)

[2.3 Development Environment Installation 7](#_Toc39224431)

[3 Brief Overview of AADL, AGREE, and the Safety Annex 7](#_Toc39224432)

[3.1 Using the Safety Annex AADL Plugin 11](#_Toc39224433)

[4 Safety Annex Language 18](#_Toc39224434)

[4.1 Syntax Overview 18](#_Toc39224435)

[4.2 Lexical Elements and Types 19](#_Toc39224436)

[4.3 Subclauses 20](#_Toc39224437)

[4.4 Spec Statement 22](#_Toc39224438)

[4.4.1 Fault Statement 22](#_Toc39224439)

[4.4.2 Analysis Statement 28](#_Toc39224440)

[4.4.3 Fault Activation Statement 30](#_Toc39224441)

[4.4.4 Hardware Fault Statement 31](#_Toc39224442)

[5 Library and Custom Made Fault Nodes 32](#_Toc39224443)

[5.1 Nondeterministic Failure Values 33](#_Toc39224444)

[5.2 Nested Data Structures 34](#_Toc39224445)

[6 In Depth Examples 35](#_Toc39224446)

[6.1 The Sensor Example 35](#_Toc39224447)

[6.1.1 AADL Architecture 35](#_Toc39224448)

[6.1.2 AGREE Behavioral Model 36](#_Toc39224449)

[6.1.3 Safety Model 37](#_Toc39224450)

[6.1.4 The 4 types of Analysis Results 38](#_Toc39224451)

[6.2 Byzantine Examples 44](#_Toc39224452)

[6.2.1 Asymmetric Fault Implementation 44](#_Toc39224453)

[6.2.2 Mitigation Strategy 46](#_Toc39224454)

[6.2.3 Color Exchange Example 46](#_Toc39224455)

[6.2.4 Process ID Example 50](#_Toc39224456)

[7 Other Information 54](#_Toc39224457)

[7.1 Defining Multiple Faults on a Single Output 54](#_Toc39224458)

[7.2 Lustre Error 55](#_Toc39224459)

[8 Appendices 55](#_Toc39224460)

[8.1 Appendix 1: Fault Library 55](#_Toc39224461)

[9 References 56](#_Toc39224462)

Table of Figures

[Figure 1: Overview of Safety Annex/AGREE/OSATE Tool Suite 5](#_Toc39224463)

[Figure 2: AGREE Analysis Preferences 6](#_Toc39224464)

[Figure 3: Toy Example for Safety Annex and AGREE 8](#_Toc39224465)

[Figure 2: AADL Code for Toy Example with AGREE and Safety Annexes 10](#_Toc39224466)

[Figure 3: Fault Hypothesis Example 10](#_Toc39224467)

[Figure 4: Import Menu Option 11](#_Toc39224468)

[Figure 5: Importing Toy Example Project 12](#_Toc39224469)

[Figure 6: Workspace After Importing Toy Example 13](#_Toc39224470)

[Figure 7: AGREE and Safety Analysis Dropdown Menu 14](#_Toc39224471)

[Figure 8:AGREE Verification Results 14](#_Toc39224472)

[Figure 9: Counterexample from Safety Analysis 15](#_Toc39224473)

[Figure 10: Generated Excel File for Counterexample 17](#_Toc39224474)

[Figure 11: Medical Device Example 20](#_Toc39224475)

[Figure 12: Safety Annex Grammar 21](#_Toc39224476)

[Figure 13: Toy Example System A 22](#_Toc39224477)

[Figure 14: Toy Example System A Safety Annex 23](#_Toc39224478)

[Figure 15: Fault Node Definition 23](#_Toc39224479)

[Figure 16: Fault node wrapping output of AADL component 24](#_Toc39224480)

[Figure 17: Sender-Receiver AADL Model 26](#_Toc39224481)

[Figure 18: Fault Statement With Asymmetric Propagate Type 26](#_Toc39224482)

[Figure 19: Propagation Statement Example 27](#_Toc39224483)

[Figure 20: Max N Fault Threshold Example 28](#_Toc39224484)

[Figure 21: Probability Threshold Example 29](#_Toc39224485)

[Figure 22: Hardware Fault Statement 31](#_Toc39224486)

[Figure 23: Sensor Example Architecture 36](#_Toc39224487)

[Figure 24: AADL and AGREE Sensor Subcomponent 36](#_Toc39224488)

[Figure 25: Top Level Reactor System and Top Level Property 37](#_Toc39224489)

[Figure 26: Fault Definition for Pressure Sensor 37](#_Toc39224490)

[Figure 27: Fault Node Definition for Sensor Fault 37](#_Toc39224491)

[Figure 28: Subcomponent Organization of Sensor System 38](#_Toc39224492)

[Figure 29: Verification Results for Max 2 Faults on Sensor Example 40](#_Toc39224493)

[Figure 30: Counterexample from Sensor Analysis with 2 Faults Active 40](#_Toc39224494)

[Figure 31: Asymmetric Fault Implementation Strategy 45](#_Toc39224495)

[Figure 32: Color Exchange Architecture for Asymmetric Modeling and Mitigation 47](#_Toc39224496)

[Figure 33: PID Example Architecture 50](#_Toc39224497)

[Figure 34: Outputs for Node in PID Example 52](#_Toc39224498)

[Figure 37: Different Return Types on Single Output 54](#_Toc39224499)

[Figure 38: Lustre Error Output 55](#_Toc39224500)

# Introduction

System safety analysis techniques are well-established and are a required activity in the development of safety-critical systems. Model-based systems engineering (MBSE) methods and tools based on formal methods now permit system-level requirements to be specified and analyzed early in the development process. While model-based development methods are widely used in the aerospace industry, they are only recently being applied to system safety analysis.

The Safety Annex for the Architecture Analysis and Design Language (AADL) provides the ability to reason about faults and faulty component behaviors in AADL models. In the Safety Annex approach, we use formal assume-guarantee contracts to define the nominal behavior of system components. The nominal model is then verified using the Assume Guarantee Reasoning Environment (AGREE). The Safety Annex provides a way to weave faults into the nominal system model and analyze the behavior of the system in the presence of faults. We also provide a library of common fault node definitions that is customizable to the needs of system and safety engineers. This is found in Appendix 1: Fault Library.

The Safety Annex supports model checking and quantitative reasoning by attaching behavioral faults to components and then using the normal behavioral propagation and proof mechanisms built into the AGREE AADL annex. This allows users to reason about the evolution of faults over time, and produce counterexamples demonstrating how component faults lead to system failures. It can serve as the shared model to capture system design and safety-relevant information, and produce both qualitative and quantitative description of the causal relationship between faults/failures and system safety requirements.

## Github Repositories

Throughout this guide, we often refer users to the Safety Annex Github repository for access to the plugin and documentation [2]. [https://github.com/loonwerks/AMASE/tree/master](https://github.com/loonwerks/AMASE/tree/master/examples)

The examples referenced throughout the User’s Guide can be found in the *examples* directory of the GitHub repository [3]. <https://github.com/loonwerks/AMASE/tree/master/examples>

We also refer to the AGREE Users Guide [1] for certain syntactical elements and more descriptions on how this annex is used. This can be found at the following website:

<https://github.com/loonwerks/formal-methods-workbench/tree/master/documentation/agree>

## Document Overview

Section 2 provides installation instructions. This is followed in section 3 by a brief overview of AADL, AGREE, and the Safety Annex. The safety annex language and syntax is described in section 4. Sections 5 and 6 give more details and examples in the use of the safety annex. Section 7 provides some troubleshooting and tips. This is followed by appendices in section 8 and references in section 9.

# Installations: Safety Annex, AGREE, AADL

In this section we present a brief overview of the Safety Annex/AGREE/OSATE tool suite followed by installation instructions.

## Tool Suite Overview

Figure 1 shows an overview of the AGREE/OSATE tool suite. As presented in the figure, OSATE is an Eclipse plugin that serves as the IDE for creating AADL models. Both AGREE and the Safety Annex run as plugins in OSATE. The plugins work with OSATE to provide both a language (i.e., AGREE is an AADL annex to annotate the models with assume-guarantee behavioral contracts; Safety Annex is an AADL annex to annotate the model with faulty behaviors) and a tool (for verification of the contracts reside in AADL models). AGREE translates an AADL model and its contract annotations into Lustre and then queries the JKind model checker to perform the verification. JKind invokes a backend Satisfiability Modulo Theories (SMT) solver (e.g., Yices or Z3) to validate if the guarantees are valid in the compositional setting. The safety annex uses an extension point in AGREE to access the AGREE program and insert the faults into the AGREE contracts. Then that program is translated into Lustre and the JKind model checker is queried to perform the verification/safety analysis.



Figure 1: Overview of Safety Annex/AGREE/OSATE Tool Suite

## Installation

Installing the Safety Annex/AGREE/OSATE Tool Suite consists of the following steps, described in each of the following sections.

### Install OSATE with Safety Annex and AGREE

1. Install OSATE 2.7.0 found at the following link: <https://osate.org/download-and-install.html>
2. Go to OSATE menu Help -> Install New Software.
3. In the update site field, enter the following website: <https://raw.githubusercontent.com/loonwerks/AMASE/master/safety-update-site/>
4. Select “Safety Annex” and accept all licenses. OSATE will request a restart to complete the install. Do this.

After OSATE has restarted, a new menu item should appear called “AGREE.” The AGREE menu contains the Safety Annex options for fault analysis, as shown in Figure 9. The versions installed are: Osate 2.7.0, AGREE 2.4.0, Safety Annex 0.9.

### Set AGREE Analysis Preferences

Use the SMT solver Z3 that comes with the Safety Annex/AGREE release and set the AGREE Analysis preferences as shown in Figure 2 by selecting the “Window” menu -> Preferences -> AGREE -> Analysis.




Figure 2: AGREE Analysis Preferences

At this point, users are ready to import the projects (e.g., the Toy Example project in Section 3.1) and begin safety analysis. Figure 2 shows the AGREE Analysis Preference pane as an illustration of the possible preferences. In order to use the Safety Annex, JKind is required for the model checker. In order to collect all minimal cut sets, Z3 is required for the SMT solver. The rest of the values in this figure are not required and they can be changed according to the user’s preference. Consider having the “Maximum Number of PDR Instances” to be greater than zero if having multiple cores (e.g., for 8 cores or more, set to at least 2); this enables the model checker to give definite answer (valid/invalid) for some properties with previously unknown verification results.

Troubleshooting: If verification runs are giving unknown results, check the PDR settings and increase if needed. This may solve the problem.

## Development Environment Installation

If a user wishes to import the Safety Annex plugin into an Eclipse Development Environment,

the source code can be found in the GitHub repository [2] under the directory *safety\_annex/plugin*. If any questions or problems arise during safety annex installation or for a detailed guide on development environment install, contact the authors of this document.

Required projects for development environment:

* AGREE: <https://github.com/loonwerks/AGREE.git>
* Z3: <https://github.com/loonwerks/z3-plugin.git>
* Safety Annex: <https://github.com/loonwerks/AMASE.git>

# Brief Overview of AADL, AGREE, and the Safety Annex

The safety annex is meant to be used in the context of an AADL model that has been annotated with AGREE. AGREE models the components and their connections as they are described in AADL and the safety annex provides fault definitions to these components and connections. This section provides a very brief introduction to AADL, AGREE, and the safety annex through the use of a very simple model.

Suppose we have a simple architecture with three subcomponents A, B, and C, as shown in Figure 3.



Figure 3: Toy Example for Safety Annex and AGREE

We want to show using AGREE that the system level property (Output < 50) holds, given the guarantees provided by the components and the system assumption (Input < 10). We also want to be able to model faults on each of these components. Some possible faults are shown in the diagram of Figure 3.

In order to represent this model in AADL, we construct an AADL package. Packages are the structuring mechanism in AADL; they define a namespace where we can place definitions. We define the subcomponents first, then the system component. The complete AADL is shown in Figure 4 below.

**package** Integer\_Toy

**public**

**with** Base\_Types;

**with** faults;

**system** A

**features**

Input: **in** **data** **port** Base\_Types::Integer;

Output: **out** **data** **port** Base\_Types::Integer;

**annex** agree {\*\*

**assume** "A input range" **:** Input **<** 20**;**

**guarantee** "A output range" **:** Output **<** 2**\***Input**;**

\*\*};

**annex** safety {\*\*

**fault** stuck\_at\_fault\_A "Component A output stuck" **:** faults**::**fail\_to **{**

**inputs:** val\_in **<-** Output**,** alt\_val **<-** **prev(**Output**,** 0**);**

**outputs:** Output **<-** val\_out**;**

**probability:** 5.0E-5 **;**

**duration:** **permanent;**

**}**

\*\*};

**end** A ;

**system** B

**features**

Input: **in** **data** **port** Base\_Types::Integer;

Output: **out** **data** **port** Base\_Types::Integer;

**annex** agree {\*\*

**assume** "B input range" **:** Input **<** 20**;**

**guarantee** "B output range" **:** Output **<** Input **+** 15**;**

\*\*};

**annex** safety {\*\*

**fault** stuck\_at\_fault\_B "Component B output nondeterministic" **:** faults**::**fail\_to **{**

**eq** nondet\_val **:** **int;**

**inputs:** val\_in **<-** Output**,** alt\_val **<-** nondet\_val**;**

**outputs:** Output **<-** val\_out**;**

**probability:** 5.0E-9 **;**

**duration:** **permanent;**

**}**

\*\*};

**end** B ;

**system** C

**features**

Input1: **in** **data** **port** Base\_Types::Integer;

Input2: **in** **data** **port** Base\_Types::Integer;

Output: **out** **data** **port** Base\_Types::Integer;

**annex** agree {\*\*

**eq** mode **:** **int;**

**guarantee** "mode always is increasing" **:** mode **>=** 0 **->** mode **>** **pre(**mode**);**

**guarantee** "C output range" **:** Output **=** **if** mode **=** 3 **then** **(**Input1 **+** Input2**)** **else** 0**;**

\*\*};

**end** C ;

**system** top\_level

**features**

Input: **in** **data** **port** Base\_Types::Integer;

Output: **out** **data** **port** Base\_Types::Integer;

**annex** agree {\*\*

**eq** mode **:** **int;**

**assume** "System input range " **:** Input **<** 10**;**

**guarantee** "mode is always positive" **:** mode **>=** 0**;**

**guarantee** "System output range" **:** Output **<** 50**;**

\*\*};

**end** top\_level;

**system** **implementation** top\_level.Impl

**subcomponents**

A\_sub : **system** A ;

B\_sub : **system** B ;

C\_sub : **system** C ;

**connections**

IN\_TO\_A : **port** Input -> A\_sub.Input

{Communication\_Properties::Timing => immediate;};

A\_TO\_B : **port** A\_sub.Output -> B\_sub.Input

{Communication\_Properties::Timing => immediate;};

A\_TO\_C : **port** A\_sub.Output -> C\_sub.Input1

{Communication\_Properties::Timing => immediate;};

B\_TO\_C : **port** B\_sub.Output -> C\_sub.Input2

{Communication\_Properties::Timing => immediate;};

C\_TO\_Output : **port** C\_sub.Output -> Output

{Communication\_Properties::Timing => immediate;};

**annex** agree{\*\*

**assign** mode **=** C\_sub**.**mode**;**

\*\*};

**annex** safety{\*\*

**analyze** **:** **probability** 1.0E-7

--analyze : max 1 fault

\*\*};

**end** top\_level.Impl;

toy1

Figure 4: AADL Code for Toy Example with AGREE and Safety Annexes

In Figure 4, **system**s define hierarchical "units" of the model. They communicate over **port**s**,** whichare typed. Systems do not contain any internal structure, only the interfaces for the system.

A **system** **implementation** describes an implementation of the system including its internal structure. For this example, the only system whose internal structure is known is the "top level" system, which contains subcomponents A, B, and C. We instantiate these subcomponents (using A\_sub, B\_sub, and C\_sub) and then describe how they are connected together. In the connections section, we must describe whether each connection is *immediate* or *delayed.* Intuitively, if a connection is *immediate,* then an output from the source component is *immediately* available to the input of the destination component (i.e., in the same frame). If they are *delayed*, then there is a one-cycle delay before the output is available to the destination component (delayed frame).

**Note:** Top level analysis can be performed only within a system implementation. For more information, see Section 4.4.2.

After the AGREE annexes are added to each of the components in the model and verification is complete, the safety annexes can be added to each of the components.

**annex** safety{\*\*

**analyze** **:** **max** 1 **fault**

\*\*};

Figure 5: Fault Hypothesis Example

## Using the Safety Annex AADL Plugin

The example project used in the rest of this section can be retrieved from the GitHub repository in the examples directory [3] and is called *Toy\_Example\_Safety*. Assuming the necessary tools are installed (see section 2.2), the model can be imported by choosing File > Import:



Figure 6: Import Menu Option

Then choosing "Existing Project into Workspace."



Figure 7: Importing Toy Example Project

and navigate to the unzipped directory after pressing the Next button. Figure 8 shows what the model looks like when loaded in the AGREE/OSATE tool. The project that we are working with is called Toy\_Example\_Safety.



Figure 8: Workspace After Importing Toy Example

Open the Integer\_Toy.aadl model by double-clicking on the file in the AADL Navigator pane. To invoke the safety analysis, we select the Top\_Level.Impl system implementation in the outline pane on the right. We then select “Verify Single Layer with Faults” from the AGREE menu as shown in Figure 9.




Figure 9: AGREE and Safety Analysis Dropdown Menu

To invoke AGREE nominal analysis (no faults are considered in the analysis), select in the AGREE menu: “Verify Single Layer.” As AGREE runs, you should see checks for “Contract Guarantees”, ”Contract Assumptions”, and “Contract Consistency” as shown in Figure 10.



Figure 10:AGREE Verification Results

If “Verify in the Presence of Faults” was checked by the user, this will run the analysis and will change the AGREE contracts accordingly. The user can also run “Generate Minimal Cut Sets” on this model and get a textual representation of the minimal cut sets that cause violation of the property at the top level. For more information on types of analysis options, see Section 6.1.4.

When a property fails in AGREE, there is an associated counterexample that demonstrates the failure. To see the counterexample, right-click the failing property (in this case: "System output range") and choose "View Counterexample in Console" to see the values assigned to each of the variables referenced in the model. Figure 11 shows the counterexample that is generated by this failure in the console window given one permanent fault in the system.

It is worth noting in the counterexample of Figure 11 that the faults assigned to components A and B are listed as “Component A output stuck” and “Component B output stuck nondeterministic.” These are the strings assigned to the fault definitions from Figure 4.

It is also possible that each fault has a probability of occurrence. In the Toy Example safety annexes, an arbitrary probability is assigned to each fault for the illustrative purposes. A top level probabilistic threshold is assigned. Assuming independence of faults, safety analysis proceeds by determining if there are sets of faults that will cause the system to fail given this threshold. Figure 7 shows the analysis of the Toy Example given a top level probability threshold of 1.0E-7.



Figure 11: Counterexample from Safety Analysis

For working with complex counterexamples, it is often necessary to have a richer interface. It is also possible to export the counterexample to Excel by right-clicking the failing property and choosing "View Counterexample in Excel". **Note: In order to use this capability, you must have Excel installed on your computer. Also, you must associate .xls files in Eclipse with Excel.** To do so, the following steps can be taken:

1. Choose the "Preferences" menu item from the Window menu, then
2. On the left side of the dialog box, choose General > Editors > File Associations, then
3. Click the "Add…" button next to "File Types" and then
4. Type "\*.xls" into the text box.

The .xls file type should now be selected.

1. Now choose the "Add…" button next to "Associated Editors"
2. Choose the "External Programs" radio button
3. Select "Microsoft Excel Worksheet" and click OK.

The generated Excel file for the example is shown in Figure 12.



Figure 12: Generated Excel File for Counterexample

# Safety Annex Language

In this section we present the syntax and semantics of the input language of the Safety Annex. We refer readers to the AGREE Users Guide for a thorough description of lexical elements, types, and other syntactical details.

## Syntax Overview

Before describing the details of the language, we provide some general notes about the syntax. Elements enclosed in parentheses (‘()’) indicate a set of choices in which a vertical bar (‘|’) is used to separate alternatives in the syntax rules. Any characters in single quotes describe concrete syntax (e.g. ‘←’, ‘;’, ‘:’). Examples of grammar fragments are also written in the Courier font. Sometimes one of the following characters is used at the beginning of a rule as a shorthand for choosing among several alternatives:

1) The \* character indicates repetition: zero or more occurrences and the + character indicates required repetition: one or more occurrences.

2) A ? character indicates that the preceding token is optional.

The Safety Annex is built on top of the AADL 2.0 architecture description language as well as the AGREE language. The Safety Annex formulas are found in an AADL annex which extends the grammar of both AADL and AGREE. Generally, the annex follows the conventions of AADL in terms of lexical elements and types with some small deviations (which are noted in the AGREE Users Guide). The Safety Annex operates over a relatively small fragment of both AADL syntax and AGREE syntax. We will not build up the language starting from the smallest fragments, but instead refer the user to the AGREE User Manual [1].

AADL describes the interface of a component in a *component type*. A *component type* contains a list of *features* that are inputs and outputs of a component and possibly a list of AADL properties. A *component implementation* is used to describe a specific instance of a *component type*. A *component implementation* contains a list of subcomponents and a list of connections that occur between its subcomponents and features.

The syntax for a component’s contract exists in an AGREE annex placed inside of the *component type*. AGREE syntax can also be placed inside of annexes in a *component implementation* or an AADL package. Syntax placed in an annex in an AADL package can be used to create libraries that can be referenced by other components.

The syntax for a component’s faults exists in a Safety annex placed inside of the *component type* or in a *component implementation*.During grammar examples and descriptions, it will be clear which syntax goes in the type and which goes in implementation.

## Lexical Elements and Types

For a more thorough description of lexical elements and types, we refer to the AGREE User Guide [1]. Here is a brief description of commonly used lexical elements.

Comments always start with two adjacent hyphens and span to the end of the line. Here is an example:

-- Here is a comment.

-- a long comment may be split onto

-- two or more consecutive lines

An identifier is defined as a letter followed by zero or more letters, digits, or single underscores:

ID ::= identifier\_letter ( ('\_')? letter\_or\_digit)\*

letter\_or\_digit ::= identifier\_letter | digit

identifier\_letter ::= ('A'..'Z' | 'a'..'z')

digit ::= (0..9)

Some example identifiers are: count, X, Get\_Name, Page\_Count. **Note: Identifiers are case insensitive.** Thus Hello, HeLlo, and HELLO all refer to the same entity in AADL.

Boolean and numeric literal values are defined as follows:

Literal :: = Boolean\_literal | Integer\_literal | Real\_literal

Integer\_literal ::= decimal\_integer\_literal

Real\_literal ::= decimal\_real\_literal

decimal\_integer\_literal ::= ('–')? numeral

decimal\_real\_literal ::= ('–')? numeral '.' numeral

numeral ::= digit\*

Boolean\_literal are: true, false.

Examples of Integer\_literals are: 1, 31, -1053

Examples of Real\_literals are: 3.1415, 0.005, 7.01

String elements are defined with the following syntax:

STRING ::= "(string\_element)\*"

string\_element ::= "" | non\_quotation\_mark\_graphic\_character

Primitive data types (bool, int, real) have been built into the AGREE language and are hence part of the Safety annex language. For more information on types, see the AGREE Users Guide.

Safety annex requires reasoning about AADL Data Implementations. Consider the following example from a model of a medical device:

**data** Alarm\_Outputs

**end** Alarm\_Outputs;

**data** **implementation** Alarm\_Outputs.Impl

**subcomponents**

Is\_Audio\_Disabled : **data** Base\_Types::Boolean;

Notification\_Message : **data** Base\_Types::Integer ;

Log\_Message\_ID : **data** Base\_Types::Integer ;

**end** Alarm\_Outputs.Impl;

**placeholder**

Figure 13: Medical Device Example

One can reference the fields of a variable type *Alarm\_Outputs.Impl* by placing a dot after the variable:

*Alarm.Is\_Audio\_Disabled*, *Alarm.Notification\_Message*, or *Alarm.Log\_Message\_ID*.

## Subclauses

Safety annex subclauses can be embedded in *system, process,* and *thread* components. Safety subclauses are of the form:

**annex** safety {\*\*

-- safety spec statements here...

\*\*};

From within the subclause (annex), it is possible to refer to the features and properties of the enclosing component. A simplified description of the top-level grammar for Safety annex is shown in Figure 14.

SpecStatement: 'fault' ID (STRING)? ':' faultDefName '{' (FaultSubcomponent)\* '}'

| 'analyze' ':' AnalysisBehavior

| ‘hw\_fault ':' ID (STRING)? ':' '{' (HWFaultSubcomponent)\* '}'

| 'propagate\_from' ':' '{' (SourceFaultList) '@' (SourceCompPath) '}'

‘to’ '{' (DestFaultList) '@' (DestCompPath) '}'

| 'fault\_activation':' agreeVarName=ID ('@' agreeCompPath=NestedDotID)?

‘=’ (faultName=ID) '@' (faultCompPath=NestedDotID) '}'

AnalysisBehavior: 'max' Int\_Literal 'fault'

| 'probability' Real\_Literal

FaultSubcomponent: 'inputs' ':' NamedID '<-' Expr (','NamedID '<-' Expr)\* ';'

| 'outputs' ':' NestedDotID '<-' NamedID (','NestedDotID '<-' NamedID)\* ';'

| 'duration' ':' TemporalConstraint (Interval)? ';'

| 'probability' ':' Real\_Literal ';'

| 'enabled' ':' TriggerCondition ';'

| 'propagate\_type' ':' PropagationTypeConstraint ';'

| SafetyEqStatement

HWFaultSubcomponent: 'duration' ':' TemporalConstraint (Interval)? ';'

| 'probability' ':' Real\_Literal ';'

| 'propagate\_type' ':' PropagationTypeConstraint ';'

PropagationTypeConstraint: 'asymmetric'

| 'symmetric'

TemporalConstraint: 'permanent'

SafetyEqStatement: 'eq' (Arg (',' Arg)\*) ('=' Expr)? ';'

| 'safety\_interval' Arg '=' Interval ';'

**placeholder**

Figure 14: Safety Annex Grammar

A Safety subclause consists of a spec statement which consists of a sequence of statements. Safety subclauses can occur either within an AADL component or component implementation.

In order to fully describe the grammar of the Safety Annex, we will provide a running example as each grammar component is described. The Toy Example given in Figure 4 contains a system component “A” (Figure 15) which has an input and an output. The contract (in AGREE) regarding the behavior of the output is that the range is 2 times the input.

We will use this AADL code fragment to illustrate the grammar and usage of the Safety Annex below.

To define a fault on this component, it must be clear that the fault changes the output of said component, so this is what it will be injected behind the scenes. There are numerous ways that the component can fail. It could fail to zero, some arbitrary number, or perhaps it will simply output the input value without performing the required operation. Depending on the component in a real system model, these faults will vary. For now, we will look at an example of a fault that gets stuck at the previous value that was sent out from component A.

**system** A

**features**

Input: **in** **data** **port** Base\_Types::Integer;

Output: **out** **data** **port** Base\_Types::Integer;

**annex** agree {\*\*

**assume** "A input range" **:** Input **<** 20**;**

**guarantee** "A output range" **:** Output **<** 2**\***Input**;**

\*\*};

**annex** safety {\*\*

**fault** stuck\_at\_fault\_A "Component A output stuck" **:** faults**::**fail\_to **{**

**inputs:** val\_in **<-** Output**,** alt\_val **<-** **prev(**Output**,** 0**);**

**outputs:** Output **<-** val\_out**;**

**probability:** 5.0E-5**;**

**duration:** **permanent;**

**}**

\*\*};

**end** A ;

Figure 15: Toy Example System A

## Spec Statement

The subclause consists of the keywords “**annex safety** {\*\* \*\*}” and can contain one or more spec statements. The following shows the syntax of a spec statement:

SpecStatement: 'fault' ID (STRING)? ':' faultDefName '{' (FaultSubcomponent)\* '}'

| 'analyze' ':' AnalysisBehavior

| ‘hw\_fault ':' ID (STRING)? ':' '{' (HWFaultSubcomponent)\* '}'

| 'propagate\_from' ':' '{' (SourceFaultList) '@' (SourceCompPath) '}'

‘to’ '{' (DestFaultList) '@' (DestCompPath) '}'

A simple example is :

**annex** safety {\*\*

**fault** stuck\_at\_fault\_A "Component A output stuck" **:** faults**::**fail\_to **{**

-- fault subcomponents here...

**}**

\*\*};

This shows the subclause (**annex**) and a single spec statement (**fault**).

The location and usage of the spec statements depend on which component in AADL we are in, so initially the “**fault**” spec statement will be described.

### Fault Statement

The Safety annex spec statement can contain multiple Fault Subcomponent statements. The following is a simplified version of the syntax of a Fault Subcomponent statement:

FaultSubcomponent: 'inputs' ':' NamedID '<-' Expr (','NamedID '<-' Expr)\* ';'

| 'outputs' ':' NestedDotID '<-' NamedID (','NestedDotID '<-' NamedID)\* ';'

| 'duration' ':' TemporalConstraint (Interval)? ';'

| 'probability' ':' Real\_Literal ';'

| 'enabled' ':' TriggerCondition ';'

| 'propagate\_type' ':' PropagationTypeConstraint ';'

| SafetyEqStatement

Each *fault* spec statement corresponds with one fault node definition that will wrap the output of a single AADL component. Continuing with the Toy Example, we refer to the fault subcomponents located in the fault definition given in Figure 16.

**annex** safety {\*\*

**fault** stuck\_at\_fault\_A "Component A output stuck" **:** faults**::**fail\_to **{**

**inputs:** val\_in **<-** Output**,** alt\_val **<-** **prev(**Output**,** 0**);**

**outputs:** Output **<-** val\_out**;**

**probability:** 5.0E-5**;**

**duration:** **permanent;**

**}**

\*\*};

Figure 16: Toy Example System A Safety Annex

Immediately following the keyword “**fault**,” which denotes the SpecStatement of the grammar, the user gives a unique fault name, or ID. The ID is used as an internal identification to the fault described in the spec statement. The STRING is a description of the fault and will be shown to the user during verification. The fault definition name (a NestedDotID) corresponds with a fault contained in a library of faults. Each of the faults is an AGREE node definition that is placed within an AADL package and included in AADL package file. These faults can then be referenced by the Safety annex. In the case when the user wishes to design custom faults, refer to the AGREE User Guide [1] description of nodes. In this example, the fault node “**fail\_to**” is located in a separate file called “**faults**.” A library of node definitions is provided in Appendix 1 Section 8.1 for convenience. This particular node definition is given in Figure 17.

****

Figure 17: Fault Node Definition

In the case of faults on a component with multiple outputs, the subclause will contain more than one spec statement; one for each of the outputs affected by a fault.

#### Input Statement

Input statements are where the parameters of the fault node definition are linked to expressions which assign the node parameters a value.

Notice the “**input**” keyword in Figure 16 . Not to be confused with the AADL subcomponent input, this refers to the *input to the fault node*. The fault node will wrap the AADL component output and hence that AADL output becomes input to the node definition. This is depicted in Figure 18.



Figure 18: Fault node wrapping output of AADL component

The list of inputs provided correspond with the number and types of arguments in the fault node definition. These inputs will be passed to the fault node call in the order received. Notice in Figure 17 the “fail\_to” node has three arguments: *val\_in*, *alt\_val*, and *trigger*. The first argument is required to be called *val\_in* and corresponds with the output of the AADL component that is being manipulated by the fault. In the fault subcomponent (input), you can see that the output of system A (“Output”) is being passed in as an argument to the fault node *val\_in* field.

**inputs:** val\_in **<-** Output**,** alt\_val **<-** **prev(**Output**,** 0**);**

For this particular fault node, *alt\_val* is the preferred fail-to value. Using a “prev” statement (see AGREE Users Guide for more details), the value of the output in the previous step is used as the fail-to value. Alternatively, users can enter an actual value (e.g. 0.0 or -1.0) or let *alt\_val* be completely nondeterministic. For an example of nondeterminism in a fail-to value, see section 4.4.1.7.

Record types in AADL are supported can be used in input and output statements (see Section 5.2).

**Note: The trigger value:** As can be seen in the fail\_to fault node definition (Figure 17), the final argument is a *trigger*. This trigger is NOT passed in by the user but is used behind the scenes as a triggering mechanism. There is no way at this time to manually specify a trigger without the use of dependent faults (hardware faults, Section 4.4.4).

#### Output Statement

Output statements will specify which output will be affected by the fault node output. Since components may have more than one output, and fault nodes may return a list of values, the fault node output must be linked in this way.

**outputs:** Output **<-** val\_out**;**

For the running example, we see that “*val\_out*” is the output of the fault node and “*Output*” is the output of the AADL component. This is the output that will be changed by the triggering of the fault.

Record types in AADL are supported and can be used in input and output statements of a fault.

#### Probability Statement

Currently the annex supports top level probabilistic analysis through the use of analysis statements. An analysis statement is given at the top level of the system implementation under analysis and will specify the type of analysis to perform. Probabilistic analysis is described in Section 4.4.2.2. In order to properly use the probabilistic analysis, there is a probability associated with each fault in the model. This is given as:

**probability:** 5.0E-5**;**

The probability of occurrence will depend on the fault, the AADL component, and the real probability of failure given hardware specification guidelines.

#### Duration Statement

A duration statement specifies that the fault is permanent. A permanent fault will remain indefinitely and has no such interval in the statement.

An example of a permanent fault is shown in the running example.

**duration: permanent;**

\*Transient faults are currently not supported in the safety annex. This will be implemented in future work. The only possible faults at this time are permanent.

#### Propagate-Type Statement

Users have the ability to define either asymmetric or symmetric faults. A symmetric fault affects the output of the component it is attached to and all ports connected to this output will see the same fault behavior. An example of this is with the running Toy Example. There is no “**propagate\_type**” statement and thus the default *symmetric* type is used.

An asymmetric fault can be applied in the case when an output fans out to multiple receivers. These receivers will see in the nominal case the same value being output from the sender component. At times it is beneficial to model a case when the fault affects this fan out output slightly differently for each receiving connection and thus they may see different values coming from the same source. These are also known as Byzantine faults. A graphical example of this is shown in Figure 19.



Figure 19: Sender-Receiver AADL Model

In this simple model, the top level system sends two global Boolean inputs to the Sender component. The Sender acts as an OR gate for its behavior on the output. This output from the sender is sent to two receivers. The contracts on the receivers simply state that input = output. These are passed to the top level system.

In this type of connection arrangement, it is expected in the nominal model that both receivers get the same input from the sender. When a normal symmetric fault is activated on the sender output, both receivers still get the same faulty value. When it is necessary to model the receivers seeing different values from the sender, an *asymmetric* fault can be defined.

The syntax of such a fault must contain a *“propagate\_type”* statement within the fault statement. These can be properly applied to the output of any component that has multiple receiving components. An example that corresponds to the sender-receiver model (Figure 19) is shown in Figure 20.

**fault** Sender\_Fault "Or output is zero" **:** Common\_Faults**::**fail\_to\_real **{**

**inputs:** val\_in **<-** Output**,** alt\_val **<-** 0.0**;**

**outputs:** Output **<-** val\_out**;**

**duration:** **permanent;**

**propagate\_type:** **assymetric;**

**}**

Figure 20: Fault Statement With Asymmetric Propagate Type

As seen in Figure 20, the rest of the fault definition is the same as in the symmetric case and the library of fault nodes can be used to define the faulty output.

For a simple example of this fault in action, see the examples directory of our GitHub repository under *Byzantine*\_*Example* [3].

Note: The fault value that can override the output of the sender component can effect *less than or equal to* the total number of connections. The user cannot specify which connections are affected or how many. The model checker will explore all possible scenarios during property verification.

#### Propagate-From Statement

Users can specify fault dependencies outside of fault statements, typically in the system implementation where the system configuration that causes the dependencies becomes clear (e.g., binding between SW and HW components, co-location of HW components). This is because fault propagations are typically tied to the way components are connected or bound together; this information may not be available when faults are being specified for individual components. Having fault propagations specified outside of a component’s fault statements also makes it easier to reuse the component in different systems. The *propagate-from* statement is used in conjunction with a hardware fault statement outlined in Section 4.4.4. An example of a fault dependency specification is shown in Figure 21, showing that the *valve\_failed* fault at the shutoff subcomponent triggers the *pressure\_fail­\_blue* fault at the selector subcomponent.

****

Figure 21: Propagation Statement Example

In terms of the fault analysis, this equates to the following. If the shutoff valve fails (“*valve\_failed@shutoff*”), the selector valve on the blue line also will fail – regardless of connection ports or the type of analysis run. The shutoff valve fault is a common cause occurrence for the selector valve failure. In any probabilistic analyses or max fault analyses, this selector valve fault comes for free, so to speak.

In order to use a propagate-from statement, the source fault must be a hardware fault. See Section 4.4.4 for a full description of a hardware fault statement.

#### Safety Equation Statements

To allow flexibility in assigning failure values, various kinds of equation statements are defined for the Safety Annex. This extends the AGREE equation statement by adding two new kinds of equations.

##### Eq Statements

A Safety Equation Statement is identical to an AGREE Equation Statement. Equation statements can be used to create local variable declarations within the body of an AGREE subclause or within a Safety annex fault statement. An example of an equation statement is:

**eq** equation **:** **int** = 9**;**

In this example, we create an integer variable with the value of 9. Variables defined with equation statements can be thought of as internal variables used inside the scope of the component. Equation statements can define variables explicitly by setting the equation equal to an expression immediately after it is defined. Equation statements can also define variables implicitly by not setting them equal to anything. This would capture complete nondeterminism for fault values. An example of this is:

**eq** equation **:** **int;**

To use an equation statement within a fault definition, the equation statement would be defined as above and then used in the input statement to link with the fault node. An example of passing an eq variable into a fault node is shown below and is specifically a nondeterministic eq statement. This fault definition corresponds to component A of the Toy Example but is changed slightly to allow for nondeterministic illustration.

**annex** safety {\*\*

**fault** stuck\_at\_fault\_A "Component A output stuck" **:** faults**::**fail\_to **{**

**eq** nondet\_val **:** **real;**

**inputs:** val\_in **<-** Output**,** alt\_val **<-** nondeterm\_val**;**

**outputs:** Output **<-** val\_out**;**

**probability:** 5.0E-5**;**

**duration:** **permanent;**

**}**

\*\*};

Equation statements can define more than one variable at once by writing them in a comma delimited list. One might do this to constrain a list of variables to the results of a node statement that has multiple return values or to more cleanly list a set of implicitly defined variables.

##### Interval Statements

Similar to the eq statement, an interval statement can provide flexibility with assigning fail-to values for faults on components.

**Safety\_interval** example **:** **int** = [0,3]**;**

A statement like this restricts the failure values to be integers from 0 to 3. This can be passed into a fault node input as shown below.

**annex** safety {\*\*

**fault** stuck\_at\_fault\_A "Component A output stuck" **:** faults**::**fail\_to **{**

**safety\_interval** example **:** **int** = [0,3]**;**

**inputs:** val\_in **<-** Output**,** alt\_val **<-** example**;**

**outputs:** Output **<-** val\_out**;**

**probability:** 5.0E-5**;**

**duration:** **permanent;**

**}**

\*\*};

The following interval types are supported:

* Integer and real
* Open, e.g., (0,1)
* Closed, e.g., [1.1, 10.1]
* Combinations of open/closed, e.g., (-2, 4]

The type used in the interval (real/int) must match that of the fault node input parameter.

### Analysis Statement

An analysis statement is given in the system implementation under analysis. This is shown in Figure 22 and Figure 23. By referencing the Toy Example, you can see that the analysis statement is within the top level system implementation (Figure 4). This statement specifies the type of analysis to perform. Only one type is permitted to be specified for a single analysis run. There are two kinds of analysis that can be requested by the user. Maximum number of faults present in the system or a probabilistic analysis. These are described in detail in this section.

**Important Notes:**

1. **When verifying in the presence of faults with AGREE, to verify any layer with faults, the analysis statements must be added to the system implementation of that layer.**
2. **At most one of the analysis statements (max n faults or probability) can be present.**
3. **The nominal model must prove in the absence of faults before proceeding to generate minimal cut set analysis. Otherwise, no valid minimal cut sets can be generated for the system.**

#### Max N Faults Analysis

As shown below, the user can specify the maximum number of active faults in a system. In this way, it can be determined if the system is resilient to a certain number of faults.

**annex** safety {\*\*

**analyze** **:** **max** 1 **fault**

\*\*};

Figure 22: Max N Fault Threshold Example

The options for max N fault analysis:

1. The user can perform *monolithic max N fault analysis* in the presence of faults by specifying max N fault analysis statement in the model and select “Verify Monolithically with Faults” in AGREE menu. This flattens the model and attempts to prove that with at most N faults active, the top level properties prove. If not, the model checker returns a counterexample with one of the combinations of N faults.
2. The user can perform *compositional max N fault analysis* in the presence of faults by specifying max N fault analysis statement in the model and select “Verify All Layers with Faults” in AGREE menu. (Note: to perform a single layer of analysis, select “Verify Single Layer with Faults” in AGREE menu.) Each of the analysis statements in each layer is used during the proof to see if max N faults are present *in a given layer*, do the properties *for that layer* prove. A counterexample may be returned that shows that the top level properties prove, but something lower in the model does not. That does not necessarily mean that the top level properties are unaffected by the faults, it just means that the analysis was run compositionally. If those violated properties are used in the proof (as shown in “Set of Support” when “Get Set of Support” is turned on for AGREE analysis preferences), then they also would be violated. It is suggested that this is used to gather information on subsystems and see problematic subcomponents of a system.
3. The user can perform *compositional max N fault analysis to generate all minimal cut sets* up to cardinality N by specifying max N fault analysis statement in the top level of the model to be verified and select “Generate Minimal Cut Sets”. In this case, lower level faults and problematic subcomponents will be revealed in the minimal cut sets generated for the violation of the top level properties.

In all of these cases, it is assumed that the nominal model proves. If it does not, the results from the fault analysis will be skewed (or return as errors).

#### Probabilistic Analysis

In order for the probabilistic analysis to run, probabilities must be assigned to each fault definition as shown in the Toy Example of Figure 4. The syntax of probabilistic analysis is shown in Figure 23 with a top level threshold of 1.0E-7.

**annex** safety {\*\*

**analyze** **:** **probability** 1.0E-7

\*\*};

Figure 23: Probability Threshold Example

There are two options for probabilistic analysis.

1. The user can run *monolithic probabilistic analysis* on the model with the given probability threshold by specifying probabilistic fault analysis statement in the model and select “Verify Monolithically with Faults” in AGREE menu. The possible fault combinations are calculated based on the top level probability threshold and independence between faults. If these possible faults are active and the top level properties do not hold, then the model checker returns a counterexample for the user with ONE of these possible fault combinations.
2. The user can run *compositional probabilistic analysis* on the model with the given probability threshold by specifying the probabilistic analysis statement in the model and select “Generate Minimal Cut Sets”. In this case, the minimal cut sets that can violate the top level property withinthis threshold are provided to the user.

In all of these cases, the properties need to be verified valid in the nominal model first. If it does not, the results from the fault analysis will return the empty set for “Generate Minimal Cut Sets”.

For more information on running the various types of analysis, we refer readers to Section 6. This section details specific examples (available in the GitHub repository) and goes through the steps for all forms of analysis and how to interpret the results.

### Fault Activation Statement

The capability to specify whether or not a fault is activated can be done in Safety Annex through the use of a fault statement. First, users need to declare boolean *eq* variables in the AGREE annex of the AADL component type or implementation at the “top level” of the analysis. In other words, if analysis is being run from *compA.impl*, then the eq variables need to be defined in either *compA* (type) AGREE annex or in *compA.impl* (implementation) AGREE annex.

Capture

Users can then assign the activation status of specific faults to those *eq* variables in Safety Annex of the AADL system implementation where the AGREE verification applies. As per the example in the previous paragraph, this corresponds to *compA.impl* Safety Annex. The fault activation statement is located in the Safety Annex of this implementation:

Capture

It refers to the fault name (e.g., “Asym\_Fail\_Any\_PID\_To\_Any\_Val” as defined in the following fault definition) and the name of the component instance in the AADL system implementation (e.g., “node1”) where the fault is defined in that component.

**fault** Asym\_Fail\_Any\_PID\_To\_Any\_Val "Node output is asymmetric" **:**

Common\_Faults**::**fail\_any\_PID\_to\_any\_value **{**

**eq** pid1\_val **:** **real;**

**eq** pid2\_val **:** **real;**

**eq** pid3\_val **:** **real;**

**eq** pid4\_val **:** **real;**

**inputs:** val\_in **<-** Node\_Out**,**

pid1\_val **<-** pid1\_val,

pid2\_val **<-** pid2\_val,

pid3\_val **<-** pid3\_val,

pid4\_val **<-** pid4\_val**;**

**outputs:** Node\_Out **<-** val\_out**;**

**duration:** **permanent;**

**propagate\_type:** **asymmetric;**

**}**

The value assigned to the eq statement is true if the fault is activated and false otherwise. Within the AGREE annex that holds these eq statements, they can be used within contracts. A good example of this can be found in the PID example of Section 6.2.4.

### Hardware Fault Statement

Failures in hardware (HW) components can trigger behavioral faults in the software (SW) or system (SYS) components that depend on them. For example, a CPU failure may trigger faulty behavior in threads bound to that CPU. In addition, a failure in one HW component may trigger failures in other HW components located nearby, such as cascading failure caused by a fire or water damage.

Faults propagate in AGREE as part of a system’s nominal behavior. This means that any propagation in the HW portion of an AADL model would have to be artificially modeled using data ports and AGREE behaviors in SW. This is less than ideal as there may not be concrete behaviors associated with HW components. In other words, faulty behaviors mainly manifest themselves on the SW/SYS components that depend on the hardware components.

To better model faults at the system level dependent on HW failures, we have introduced a fault model element for HW components. In comparison to the basic fault statement, users are not specifying behavioral effects for the HW failures, nor data ports to apply the failure. An example of a model component fault declaration is shown in Figure 24. This example is taken from the Wheel Brake System model (WBS\_arch4\_v2) [3]. The grammar for a hardware fault subcomponent is shown below.

HWFaultSubcomponent: 'duration' ':' TemporalConstraint (Interval)? ';'

| 'probability' ':' Real\_Literal ';'

| 'propagate\_type' ':' PropagationTypeConstraint ';'

The example shows the failure of a hardware valve component.



Figure 24: Hardware Fault Statement

Users must specify fault dependencies outside of fault statements using propagation statements. For more information on propagation type statements, see section 4.4.1.5.

Nested dependencies are not supported. As an example of this, assume the notation means that is dependent on .

The user cannot define the following:

Instead, they should define in this case:

To summarize, the fault statement (Figure 24) belongs in the source and destination components and defines the type of fault that occurs. The propagate-from statement (Section 4.4.1.6) is located in the AADL system implementation where the AGREE verification applies. This links these dependent faults and uses their information throughout the analysis.

**Note:** At the time of this current release, dependencies are only implemented while using *Verify in the Presence of Faults* analysis. They are not used in the *Generate Min Cut Set* analysis. See Section 6.1.4 for a discussion on the types of analysis available.

For a simple example on dependent faults and propagations, see *HW\_Fault\_Propagation* example located in GitHub [3].

#### Duration, Probability, and Propagation-Type Statements

For the descriptions of the Duration, Probability, and Propagation-Type statements in Hardware Fault Statements, please refer to sections 4.4.1.3, 4.4.1.4, and 4.4.1.5. The syntax and explanations are identical in both independent and dependent faults.

# Library and Custom Made Fault Nodes

A library of fault nodes is available in this document (Appendix 1: Fault Library). These include commonly used fault definitions for integer, real, and Boolean types such as *inverted­\_fail* for Boolean and *stuck\_at\_zero* for integer and real. Fault node follows the same conventions as AGREE node. A description of the fault nodes is provided here for your convenience and more information can be found in the AGREE Users Guide Section under Node Definitions [1].

To use this library of commonly used fault node definitions, follow the directions found in Appendix 1: Fault Library and place in users’ OSATE project directory. This can be referred to within said project. To use the faults defined in the fault library, simply include the AADL package that contains the fault library (by using AADL “with” clause) in the AADL package where the Safety Annex resides. Users can use the commonly used fault node definition provided there, or create new fault node definitions

A basic fault node is shown below:



The node name is “fail\_to\_zero” and the parameters are *val\_in* and *trigger* with types int and bool respectively. For the fault node definitions, the last parameter must always be *trigger* and is ONLY used internally. Users cannot pass a trigger into this node call.

Between the “let” and “tel” keywords are the behavioral descriptions of the fault model. This defines how the output of the AADL component (val\_in parameter) will fail. In this case, if the trigger is active, the output of this fault node will become zero. Otherwise it remains the same, i.e. the AADL component output value will be unchanged.

Many of the commonly used fault node definitions may be helpful, but in some cases it is necessary for the user to define fault models specific to a domain or model.

## Nondeterministic Failure Values

To capture nondeterministic fail-to values, an eq statement is defined in the Safety Annex and left unassigned.

**fault** Sender\_Fault "Or output is zero" **:** Common\_Faults**::**fail\_to\_real **{**

**eq** nondeterministic\_fail **: real ;**

**inputs:** val\_in **<-** Output**,** alt\_val **<-** nondeterministic\_fail**;**

**outputs:** Output **<-** val\_out**;**

**duration:** **permanent;**

**propagate\_type:** **asymmetric;**

**}**

This unassigned eq variable is passed in as a parameter to a fault node. This is seen in the

*alt\_val <- nondeterministic\_fail* statement in the fault definition above. This fault statement refers to the fault node *fail\_to\_real* which is provided below.



This value can then be assigned anything during analysis, which means that if a value will cause a property to fail, the model checker will return that value in a counterexample.

Notice that this is almost the same if a predefined fail-to value is desired. The node call is the same, but the eq statement in the deterministic fail-to value case will have a value assigned like below:

**fault** Sender\_Fault "Or output is zero" **:** Common\_Faults**::**fail\_to\_real **{**

**eq** nondeterministic\_fail **: real** = 0.0 **;**

**inputs:** val\_in **<-** Output**,** alt\_val **<-** nondeterministic\_fail**;**

**outputs:** Output **<-** val\_out**;**

**duration:** **permanent;**

**propagate\_type:** **asymmetric;**

**}**

## Nested Data Structures

When defining a fault model for an output that is of a nested data type, one must pass the entire output to the fault model and specify which fields have certain failure values to guarantee expected fault behavior. Passing a field of a data implementation into a fault node can leave other fields of that output unconstrained, thus creating unwanted behavior.

The following example can be found in the GitHub repository example directory under

*ByzantineExampleNestedTypes* [3].

The datatype is called commBus.impl and has one field, NODE\_VAL, which is of primitive type real.



A particular component (Sender.aadl) has an output of type commBus.impl and we wish to model a fail to zero value on the NODE\_VAL field.

The entire data structure is passed into the fault node and the failure behavior references the specific fields of the structure. The node is defined as follows.



The syntax for resetting the data structure fields is shown in the node definition above. The Sender fault in the Safety Annex for said component is:

**fault** Sender\_Fault\_2 "Datatype output is zero" **:** Common\_Faults**::**nested\_fault **{**

**inputs:** val\_in **<-** sender\_out**,** alt\_val **<-** 0.0**;**

**outputs:** sender\_out **<-** val\_out**;**

**duration:** **permanent;**

**propagate\_type:** **asymmetric;**

**}**

We provide another node definition that can also be found in the example is titled *PIDByzantineAgreement* in the example directory. A detailed description of the project is provided in Section 6.2.4. This example shows that multiple fields can be altered in a fault node definition.



# In Depth Examples

In this section, examples are presented to show how more complex fault models can be built and how to run and view the analysis results. The first example is a sensor system which utilizes symmetric faults in the fault model. The second example shows a Byzantine problem and its corresponding mitigation. Both of these examples can be found in the GitHub repository [3].

## The Sensor Example

### AADL Architecture

The Reactor System contains three subsystems: Temperature Sensors, Pressure Sensors, and Radiation Sensors. Each of these subsystems contain three sensors and commands shutdown of the system when readings are out of the normal range (i.e. high temp, high pressure, high radiation). The top level system property is that the system shall shut down if and only if there are high readings on any of the sensors. The AADL architecture diagram is shown in Figure 25.



Figure 25: Sensor Example Architecture

There are majority voting subcomponents that perform a check on the pressure and temperature sensor outputs. For instance, if one pressure sensor reports high pressure, but the other two are in normal range, the system will output normal. This voting behavior mitigates the situation in which one fault is present in a sensor causing it to report erroneous values. In this case, adding a voter makes the system resilient up to one sensor fault in the pressure and temperature subsystem.

Note: In the AADL example, there are two implementations of the Reactor System; one with the voting subcomponent and one without. The remainder of this example description are about the voting case, but it is easy to run the analysis on the non-voting version and compare results.

### AGREE Behavioral Model

The AGREE contracts on the sensors (the leaf level components in the architecture hierarchy) state that when pressure (or temp/radiation) is above threshold, output a shutdown command. The AADL and AGREE code describing a pressure sensor is shown in Figure 26.



Figure 26: AADL and AGREE Sensor Subcomponent

The intermediate level subsystem contracts for the Pressure Reactor, Temperature Reactor, and Radiation Reactor specify that the shutdown command is only issued when there are actually high values in the environment. The top level Reactor System checks the actual environmental inputs against the shutdown commands from all subsystems and specifies that the system shuts down only when it should.



Figure 27: Top Level Reactor System and Top Level Property

### Safety Model

Each sensor can have a failure of getting stuck at indicating high or low. This equates to two possible faults per sensor. A stuck low fault for the pressure sensor is shown in Figure 28.




Figure 28: Fault Definition for Pressure Sensor

Given the spec statements for the type of sensor used, the probability is determined for this specific kind of sensor failure, e.g., in this example. When a fault occurs, it is assumed to be latching (i.e., permanent). The underlying fault model (*CommonFaults.stuck\_false*) is shown in Figure 29.



Figure 29: Fault Node Definition for Sensor Fault

For more information on creating fault node definitions, see Section 5.

### The 4 types of Analysis Results

Section 4.4.2 discusses the types of analysis that can be run in a given model and this section outlines the results from these analysis runs on the Reactor System. **For accurate fault analysis results, the nominal system model must verify valid for all layers (i.e., “Verify All Layers” in AGREE analysis).**

Recall that the Sensor System is a multi-level system. The organization is as follows:



Figure 30: Subcomponent Organization of Sensor System

The top level (Reactor System) has three types of subcomponents (pressure, temperature, and radiation reactors). These three subcomponents each has two types of subcomponents themselves (sensor and voter). When selecting “Verify in the presence of faults”, users need to define analysis statement in the implementation of the Reactor System (topmost level), and also the implementations of lower level system (pressure, temperature, and radiation reactor subsystems). In this case, for AGREE verification performed at each layer of the model, the number of faults or probability threshold is restricted per the analysis statement at that level. When selecting “Generate Minimal Cut Sets”, users need to define the analysis statement in the implementation of the Reactor system (topmost level). In this case, for AGREE verification performed compositionally, the number of faults or probability threshold is restricted per the analysis statement at the top level.

The example analysis statement given in the system implementation under analysis are shown in Figure 22 and Figure 23. This statement specifies the type of analysis to perform. Only one type (max N or probabilistic) is permitted to be specified in the implementation for a single analysis run. These are illustrated in detail in this section.

#### Verify All Layers with Max N Faults present

Instructions for performing the analysis:

* Place max *n* fault analysis statement in each layer of the AAL system implementation (Reactor\_Sys\_Ctrl.W\_Voting, Reactor\_Pressure\_Ctrl.W\_Voting, Reactor\_Temp\_Ctrl.W\_Voting, Reactor\_Radiation\_Ctrl.W\_Voting). Make sure probabilistic statements are commented out.
* Select the top level system implementation in AADL.
* Select in menu bar: AGREE -> Verify All Layers with Faults.
* Results will be displayed and users can right click invalid property results to see the counterexample.

When max N fault analysis is selected with *Verify All Layers with Faults*, the compositional approach verifies from the top down. Each analysis statement in the implementations must constrain the number of faults active at that level. The top level analysis statement only applies to faults within the top level. In this example, there are no faults at the top level. All faults are located on leaf level components one layer removed from the top.

In this example, the number of active faults at the top level (Reactor\_Sys.aadl -> Reactor\_Ctrl.W\_Voting) to be analyzed is set to *max 1 faults*. At the lower level subsystem implementations (Reactor\_Temp.aadl -> Reactor\_Temp\_Ctrl.W\_Voting or Reactor\_Pressure.aadl -> Reactor\_Pressure\_Ctrl.W\_Voting), the analysis constraint is set to *max 2 faults*. It can be seen in the analysis results that the top level property proves while the lower level properties are failing.

The results are shown in Figure 31. Upon examination of the counterexamples, it is seen that 2 faults are active in these layers which cause the violation of that layer’s property. The counterexample in Eclipse view is shown in Figure 32. This counterexample shows that two faults are active in the temperature system (Reactor\_Temp\_Ctrl.W\_Voting). The analysis statement in this level corresponds with this result.

This result is intuitive given the voting implementation. If the majority of the sensors show an erroneous high (or low) reading at the same time, the shutdown command would be sent erroneously.



Figure 31: Verification Results for Max 2 Faults on Sensor Example



Figure 32: Counterexample from Sensor Analysis with 2 Faults Active

The third subsystem, Reactor\_Radiation.aadl, uses a different variation of a voting mechanism. All three sensors must agree in order for the command to be valid. Thus we can expect that in this subsystem, one fault will cause a violation of the property *Shut down when and only when we should*.

By entering a fault number constraint at this level (Reactor\_Radiation\_Ctrl.W\_Voting) of max 1 fault and running the analysis with no other faults allowed in the other two subsystems, it can be seen that the property is violated with one active *stuck\_low* fault.

Dependent faults (HW Faults) are incorporated into this form of analysis.

**Note:** It is important to realize that in these analysis runs, it is shown that the safety property at the top level proves in the presence of faults according to the results shown in the pane. This is not entirely true and should not be interpreted as such. ***If the lower level guarantees are failing due to faults and these guarantees are used in the proof of the top level safety property, then this safety property will fail in the presence of these faults****.* In order to see a more comprehensive analysis with respect to the top level safety property, user should also perform *Generate Minimal Cut Sets* analysis. This shows which faults can cause violation of the safety property at the top level.

#### Verify All Layers with Faults Present: Probabilistic Analysis

Instructions for performing the analysis:

* Place probabilistic statements in the top level AADL system implementation. (Reactor\_Sys\_Ctrl.W\_Voting) Make sure max *n* statement is commented out.
* Select the top level system implementation in AADL.
* Select in menu bar: AGREE -> Verify Monolithically with Faults.
* Results will be displayed and users can right click invalid property results to see the counterexample.

Note: **Probabilistic analysis cannot be run with Verify All Layers with Faults.** In order to run compositional probabilistic analysis, one must Generate Minimal Cut Sets and refer to Section 6.1.4.4.

Since the analysis proceeds monolithically, the probability threshold given at the top level is used for the overall system threshold. If there is a combination of faults that exceed the given threshold, the counterexample with show *one* such combination.

In the Sensor example, each fault is assumed to occur with probability and the top level threshold is . Upon running monolithic analysis, the top level property fails.



The counterexample reveals one of the fault combinations that exceed the threshold. If two of the temperature sensors are stuck at low, then the top level property cannot be proven.



If the user would like to see all such combinations, refer to Section 6.1.4.4.

Dependent faults (HW Faults) are incorporated into this form of analysis.

#### Generate Minimal Cut Sets with Max N Faults

Instructions for performing the analysis:

* Place max *n* analysis statement in top level AADL system implementation and make *n* equal to the max cardinality of the minimal cut sets users would like to see generated. This statement goes in the Safety Annex located in Reactor\_Sys\_Ctrl.W\_Voting. Make sure probability analysis statement is commented out.
* Select the top level system implementation in AADL.
* Select in menu bar: AGREE -> Generate Minimal Cut Sets.
* Files with printed MinCutSets will be displayed.

The only system implementation analysis statement that is used in this analysis is at the top level (Reactor\_Ctrl.W\_Voting).

The number of faults constraint applies to the cardinality of the minimal cut sets. Thus if we analyze with 1 fault, this restricts the cardinality of the cut set to 1. Likewise, *n* faults restrict the cardinality of the cut sets to be less than or equal to *n*.

Cardinality 1 produces 3 MinCutSets, one for each of the radiation sensors stuck low. Given that the radiation system utilizes a voter that requires all three sensors to agree, these results are easy to see.

Cardinality 2 produces 15 MinCutSets. These are:

3 Cut Sets: Each radiation sensor stuck low

3 Cut Sets: Combinations of temp sensors stuck low (sensors 1,2; sensors 1,3; sensors 2,3)

3 Cut Sets: Combinations of pressure sensors stuck low (sensors 1,2; sensors 1,3; sensors 2,3)


3 Cut Sets: Combinations of temp sensors stuck high (sensors 1,2; sensors 1,3; sensors 2,3)

3 Cut Sets: Combinations of pressure sensors stuck high (sensors 1,2; sensors 1,3; sensors 2,3)

Cardinality 3 produces 16 MinCutSets. These include all cut sets of cardinality 1 and 2 (15 sets total) and one additional for all three radiation sensors stuck high.

Setting the *n* value higher than 3 produces no more cut sets than the 16 shown in *n = 3* analysis.

We provide a snippet of the text file generated for this analysis to explain to the reader its contents.



At the top of the file, the total number of cut sets are displayed (16 in this case). The min cut sets are then displayed textually. The probability of failure for the property is given; this is the calculated probability given the cut sets and assumes independence. The first minimal cut set is shown in the snippet above. It has cardinality 1 (only one fault is contained in this set). That is the radiation sensor fault. When cardinality is greater than one, the faults are displayed within square brackets. The cut sets are shown in order of decreasing probability.

Dependent faults (HW Faults) are *not* incorporated into this form of analysis.

#### Generate Minimal Cut Sets with Probability Threshold

Instructions for performing the analysis:

* Place probabilistic analysis statement in top level system implementation (safety annex located in Reactor\_Sys\_Ctrl.W\_Voting). Make sure max *n* statement is commented out.
* Select the top level system implementation in AADL.
* Select in menu bar: AGREE -> Generate Minimal Cut Sets.
* Files with printed MinCutSets will be displayed.

When running probabilistic analysis through compositional reasoning, we expect to have only the minimal cut sets whose combined probability at or beyond the top level threshold.

Given that each sensor could fail with probability and the top level probability threshold set at , there are a total of 15 minimal cut sets. These correspond to stuck low failures of each radiation sensor (3 total), each combination of the temp sensors stuck at high and stuck at low (6 total) and likewise the combinations for the pressure sensors being stuck both high and low (6 total).

Dependent faults (HW Faults) are *not* *yet* incorporated into this form of analysis.

## Byzantine Examples

A Byzantine or asymmetric fault is a fault presenting different symptoms to different observers. In an asymmetric fault definition, a fault is tied to an AADL component that has a 1-n output to multiple components. In this section, we show two examples and the mitigation strategy implemented in AGREE.

### Asymmetric Fault Implementation

Figure 33 explains our approach to the implementation of Byzantine faults. In this figure, component A has an output, *out1*, that is connected to 4 components (B, C, D, and E). Each of those receiving components has an input. (Note: in the architectural model, the circular “CN” nodes are not present. It is simply a connection from component A to the other 4 components.)



Figure 33: Asymmetric Fault Implementation Strategy

An example asymmetric fault is defined for Component A as follows:

**fault** asymmetric\_fault\_Comp\_A "Component A output asymmetric" **:** faults**::**fail\_to **{**

**inputs:** val\_in **<-** Output**,** alt\_val **<-** **prev(**Output**,** 0**);**

**outputs:** Output **<-** val\_out**;**

**probability:** 5.0E-5**;**

**duration:** **permanent;**

**propagate\_type:** **asymmetric;**

**}**

This fault defines an asymmetric failure on Component A such that when active, is stuck at a previous value (**prev(**Output**,** 0**)**). This can be interpreted as some connected components may only see the previous value of Comp A output and others may see the correct value *when* the fault is active.

This fault definition is injected into the communication nodes and which connected components see a failure value is completely nondeterministic. Any number of the communication node faults (0…all) may be active upon activation of the main asymmetric fault.

### Mitigation Strategy

In order to mitigate the above described types of faults, mitigation strategies are implemented through AGREE contracts in the behavioral model. Since Byzantine faults may present different symptoms (or message values) to different observers. The objective of the mitigation protocol is for all correct (non-failed) nodes to eventually reach agreement on a value sent by another node. There are *n* nodes, possibly *f* failed nodes. The protocol requires *n > 3f* nodes to handle a single fault. The point is to achieve distributed agreement and coordinated decisions. In this solution, nodes will agree in *f+1* time steps or rounds of communication.

The properties that must be proven on the protocol implementation are as follows:

* All correct (non-failed) nodes agree on the same value (distributed agreement).
* If the source node is a correct, all other correct nodes agree on the value that was originally sent by the source. If the source node is failed, all other nodes must agree on some predetermined default value.

### Color Exchange Example

We created a Color Exchange example to view both the asymmetric implementation and the mitigation strategy from a simpler point of view before extending it to a larger model.

First we will describe the smaller example and then the PID example and mitigation will hopefully be clearer.

#### Color Exchange Architecture in AADL

A simple diagram of the color exchange architecture is shown in Figure 34. It consists of a leader node that sends a message (a color) to three other nodes. The “color” is represented in AADL as a Boolean value (true = green, false = blue). This is a single output that is sent to the receiving nodes.

Each node reports to the top level what color they have seen. In the nominal case, every receiving node will see the same value.

Without any mitigation strategy, it is clear that an asymmetric fault will cause the receiving nodes to report different colors to the top level. Thus any contracts stating that they see the same thing will be violated if one fault is active.



Figure 34: Color Exchange Architecture for Asymmetric Modeling and Mitigation

This model does not include any mitigation and can be explored by accessing the GitHub example repository [3].

#### Color Exchange Mitigation Strategy

The mitigation strategy will allow a single asymmetric fault to be present (on leader node) and all receiving nodes will agree on a color value at the end of two communication rounds.



The mitigation in AGREE is shown in the following contracts. The leader node behavior is such that it’s color in the nominal case is always green (true). This occurs from the first step onward.

Capture2

The receiving nodes have additional ports between them in order to share what they received in the first step. These are all one to many connections from the outputs, thus can have an asymmetric fault present. There are a total of 4 possible asymmetric faults and our mitigation strategy can show resilience up to 1 active asymmetric fault.

The following contracts define the behavior over those ports. The first guarantee specifies that each node outputs what they saw from the leader in the previous step to the other receiving nodes. The second guarantee specifies that the behavior of what each node reports to the top level (majority voting on what everyone saw).



The contracts at the top level cover both cases.

* Case 1: If the source node is a correct, all other correct nodes agree on the value that was originally sent by the source.
* Case 2: If the source node is failed, all other nodes must agree on some (somewhat arbitrary) value.

These correspond to two guarantees.



The first guarantee covers case 1 and will be violated in the presence of any asymmetric fault. This is expected.





The second guarantee can access which node has an active fault and thus guarantee that the non-failed nodes will agree amongst themselves on a color.

#### Color Exchange Fault Model and Analysis

In the nominal case, all properties are verified. This can be seen by running *Verify all layers* or *Verify single layer* in the AGREE analysis menu.

The faults are defined on every node, the leader and receivers.





Verification Results:

* Nominal model: Both top level guarantees are verified. All nodes output the correct value and all agree.
* Fault model with one active fault: The first guarantee (when no fault is present, all 4 nodes agree) fails. This is expected when faults are present. The second guarantee (all non-failed nodes agree) is verified with one active fault.
* Fault model with two active faults: Both guarantees fail. This is expected since in order to be resilient up to two active faults *f*, we would need 3*f* + 1 = 7 nodes.

This model is in GitHub and is called *ColorByzantineAgreement* [3].

### Process ID Example

We now extend the concept of “leader node” to all nodes. In this example, the Boolean type of the last small model is extended to integers and each node passes its own process id (PID) to the other three nodes.

Note: The example is titled *PIDByzantineAgreement* and is found in GitHub [3].

#### PID Example AADL Architecture

The basic architecture is shown in Figure 35. In the first time step, all nodes send their PIDs to each other. In the second time step, each node reports to all the others what it saw in the previous step. At that point, all nodes reach an agreement regarding what they saw based on what everyone reported using a majority voting protocol.



Figure 35: PID Example Architecture

The output of the nodes (Node\_Out) is a data port that passes a Node\_Msg data structure. This structure has 4 fields corresponding to a specific node and its PID message.



Likewise, the inputs of a node (Nodei\_In) carry this same message.

Each node has a PID and a number. These are encoded in AADL as Properties.



#### PID Example AGREE Behavioral Model with Mitigation Strategy

Similar to the color example, the nodes pass their PID (a unique value assigned to each node as an AADL Property) from the first step onward. The node’s generic behavioral model specifies the behaviors per node number. We show one of the four contracts that support each node’s behavior.



In the above contract, it is stated that any of the instantiated nodes will respond by either passing its own PID (if node 1) or passing the previously seen value *from* node 1.

The top level contracts mirror the color example. There are two types of contracts: one which is expected to fail when a fault is active and one that should not. In the nominal model, all nodes agree on each node’s PID value, thus there are 4 contracts, one for each node PID.



The second type of contracts in the top level are:



If node *i* failed, then all other nodes agree on the PID of node *i*. Notice the use of fault activation statements in order to reference a faulty component. For more information on fault activation statements, see Section 4.4.3.

#### PID Example Fault Model

Since each node has multiple 1-n outputs, a fault is defined for each one. To illustrate this, look at one node and its outputs below.



Figure 36: Outputs for Node in PID Example

An asymmetric fault is defined for each of these outputs as follows:

**fault** Asym\_Fail\_Any\_PID\_To\_Any\_Val "Node output is asymmetric" **:**

Common\_Faults**::**fail\_any\_PID\_to\_any\_value **{**

**eq** pid1\_val **:** **real;**

**eq** pid2\_val **:** **real;**

**eq** pid3\_val **:** **real;**

**eq** pid4\_val **:** **real;**

**inputs:** val\_in **<-** Node\_Out**,**

pid1\_val **<-** pid1\_val,

pid2\_val **<-** pid2\_val,

pid3\_val **<-** pid3\_val,

pid4\_val **<-** pid4\_val**;**

**outputs:** Node\_Out **<-** val\_out**;**

**duration:** **permanent;**

**propagate\_type:** **asymmetric;**

**}**

And the fault node definition (fail\_any\_pid\_to\_any\_value) is:



This node definition takes the nominal output as an argument (val\_in) and four failure values (pid1\_val, … , pid4\_val). As seen in the fault statement, the pidi\_val values are nondeterministic eq statements. Thus setting these equal to the val\_in fields creates a nondeterministic failure value for those fields.

If a fault is active on a node, any one of those fields can be failed to any value.

#### PID Example Analysis Results

Verification can be performed using max n fault analysis statement at the top level AADL system implementation and *Verify All Layers with Faults* or by *Generating Minimal Cut Sets* with cardinality less than or equal to n.

Verification Results:

* Nominal model: All top level guarantees are verified. All nodes output the correct value and all agree.
* Fault model with one active fault: The first four guarantee (when no fault is present, all nodes agree) fail. This is expected when faults are present. The last four guarantees (all non-failed nodes agree) is verified with one active fault.
* Fault model with two active faults: All 8 guarantees fail. This is expected since in order to be resilient up to two active faults *f*, we would need 3*f* + 1 = 7 nodes.

This model is in GitHub and is called *PIDByzantineAgreement* [3].

# Other Information

This section collects information that may in some cases be useful to the users for their modeling and verification work with Safety Annex.

## Defining Multiple Faults on a Single Output

When an output has multiple faults defined, the effects of such depend on what type of analysis is performed.

* Verify X with Faults:

All faults are considered as model elements and the model checker will present one scenario where the faults cause the violation of the properties in the counterexamples.

* Generate Minimal Cut Sets:

All combinations that contribute to property violation will be displayed in the min cut sets.

Users should be aware that multiple fault definitions on the same output should have the same return types. When the output of a component is a nested data type, the only supported way is to define faults on the whole nested data type instead of on individual fields of the data type (see Section 6.2.4.3).

**annex** safety {\*\*

**fault** Receiver\_Fault\_1 "Receiver output fail to zero" **:** Fault\_Library**::**fail\_to\_real **{**

**eq** test **:** **real ;**

**inputs:** val\_in **<-** output.NODE\_VAL, alt\_val **<-** test**;**

**outputs:** output.NODE\_VAL **<-** val\_out**;**

**duration:** **permanent;**

**}**

**fault** Receiver\_Fault\_2 "Datatype output fail to zero" **:** Fault\_Library**::**nested\_fault **{**

**inputs:** val\_in **<-** output, alt\_val **<-** 0.0**;**

**outputs:** output **<-** val\_out**;**

**duration:** **permanent;**

**}**

\*\*};

Figure 37: Different Return Types on Single Output

## Lustre Error

If a Lustre error should ever appear when running fault analysis (see Figure 38), it is an indication that the model was not constructed correctly and the translated Lustre code is not supported by the backend JKind model checker. Please contact the authors of this guide and we can assist you in locating the problem.



Figure 38: Lustre Error Output

# Appendices

## Appendix 1: Fault Library

A library of commonly used fault node definitions can be found in any of the examples in the GitHub repository, but one is included here for user’s convenience. Create a new AADL package within the project. Name the new package to user’s desire (often it is called “faults” or “common\_faults”) and then copy the following code into the body of the package. Users can also add new fault node definitions or modify existing ones to create their own customized fault library.

**annex** agree {\*\*

**node** invert\_boolean**(**val\_in**:** **bool,** trigger**:** **bool)** **returns** **(**val\_out**:bool);**

**let**

val\_out **=** **if** trigger **then** **(not** val\_in**)** **else** val\_in**;**

**tel;**

**node** fail\_to\_zero**(**val\_in**:** **int,** trigger**:** **bool)** **returns** **(**val\_out**:** **int);**

**let**

val\_out **=** **if** trigger **then** **(**0**)** **else** val\_in**;**

**tel;**

**node** fail\_to\_one**(**val\_in**:** **int,** trigger**:** **bool)** **returns** **(**val\_out**:** **int);**

**let**

val\_out **=** **if** trigger **then** **(**1**)** **else** val\_in**;**

**tel;**

**node** fail\_to\_real**(**val\_in**:** **real,** alt\_val**:** **real,** trigger**:** **bool)** **returns** **(**val\_out**:** **real);**

**let**

val\_out **=** **if** trigger **then** alt\_val **else** val\_in**;**

**tel;**

\*\*};

# References

[1] AGREE Users Guide

<https://github.com/loonwerks/formal-methods-workbench/tree/master/documentation/agree>

[2] AMASE GitHub Repository

https://github.com/loonwerks/AMASE/tree/master

[3] AMASE Examples

https://github.com/loonwerks/AMASE/tree/master/examples