

		PDIP/SOIC	
RESET	1	20	VCC
(RXD) PD0	2	19	PB7 (SCK)
(TXD) PD1	3	18	PB6 (MISO)
XTAL2	4	17	PB5 (MOSI)
XTAL1	5	16	PB4
(INT0) PD2	6	15	PB3 (OC1)
(INT1) PD3	7	14	PB2
(T0) PD4	8	13	PB1 (AIN1)
(T1) PD5	9	12	PB0 (AIN0)
GND	10	11	PD6 (ICP)






Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SREG	I	T	H	S	V	N	Z	C
SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0
GIMSK	INT1	INT0	–	–	–	–	–	–
GIFR	INTF1	INTF0						
TIMSK	TOIE1	OCIE1A	–	–	TICIE1	–	TOIE0	–
TIFR	TOV1	OCF1A	–	–	ICF1	–	TOV0	–
MCUCR	–	–	SE	SM	ISC11	ISC10	ISC01	ISC00
TCCR0	–	–	–	–	–	CS02	CS01	CS00
TCNT0	Timer/Counter0 (8 Bits)							
TCCR1A	COM1A1	COM1A0	–	–	–	–	PWM11	PWM10
TCCR1B	ICNC1	ICES1	–	–	CTC1	CS12	CS11	CS10
TCNT1H	Timer/Counter1 – Counter Register High Byte							
TCNT1L	Timer/Counter1 – Counter Register Low Byte							
OCR1AH	Timer/Counter1 – Compare Register High Byte							
OCR1AL	Timer/Counter1 – Compare Register Low Byte							
ICR1H	Timer/Counter1 – Input Capture Register High Byte							
ICR1L	Timer/Counter1 – Input Capture Register Low Byte							
WDTCSR	–	–	–	WDTOE	WDE	WDP2	WDP1	WDP0
EEAR	–	EEPROM Address Register						
EEDR	EEPROM Data Register							
EECR	–	–	–	–	–	EEMWE	EWE	EERE
PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0
DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0
PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0
PORTD	–	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0
DDRD	–	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0
PIND	–	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0
UDR	UART I/O Data Register							
USR	RXC	TXC	UDRE	FE	OR	–	–	–
UCR	RXCIE	TXCIE	UDRIE	RXEN	TXEN	CHR9	RXB8	TXB8
UBRR	UART Baud Rate Register							
ACSR	ACD	–	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0

mov	add	cp	sbi	rjmp	nop
ldi	adc	cpc	cbi	rcall	sleep
in	adiw	cpi	bst	ret	wdr
out	inc	tst	bld	reti	
lds	sub	and	bclr	brbc	
sts	sbc	andi	bset	brbs	
ld	subi	or	lsl	sbic	
st	sbei	ori	lsr	sbis	
ldd	sbiw	eor	rol	sbrc	
std	dec	clr	ror	sbrs	
push	neg	ser	asr	cpse	
pop	com	cbr			
lpm	mul	sbr			
swap					



P1.0	1	40	Vcc
P1.1	2	39	P0.0 (AD0)
P1.2	3	38	P0.1 (AD1)
P1.3	4	37	P0.2 (AD2)
P1.4	5	36	P0.3 (AD3)
P1.5	6	35	P0.4 (AD4)
P1.6	7	34	P0.5 (AD5)
P1.7	8	33	P0.6 (AD6)
RESET	9	32	P0.7 (AD7)
(RxD) P3.0	10	31	EA/Vpp
(TxD) P3.1	11	30	ALE/PROG
(INT0) P3.2	12	29	PSEN
(INT1) P3.3	13	28	P2.7 (A15)
(T0) P3.4	14	27	P2.6 (A14)
(T1) P3.5	15	26	P2.5 (A13)
(WR) P3.6	16	25	P2.4 (A12)
(RD) P3.7	17	24	P2.3 (A11)
XTAL2	18	23	P2.2 (A10)
XTAL1	19	22	P2.1 (A9)
Vss	20	21	P2.0 (A8)

0F0h	RG «B»								
0E0h	Acc								
0D0h	PSW	CY	AC	F0	RS ₁	RS ₀	OV	F1	P
0B8h	IP	-	-	-	PS	PT ₁	PX ₁	PT ₀	PX ₀
0B0h	Порт 3								
0A8h	IE	EA	-	-	ES	ET ₁	EX ₁	ET ₀	EX ₀
0A0h	Порт 2								
099h	SBUF								
098h	SCON	SM ₀	SM ₁	SM ₂	Ren	Tb8	Rb8	TI	RI
090h	Порт 1								
08Dh	TH1								
08Ch	TH0								
08Bh	TL1								
08Ah	TL0								
089h	TMOD	Gate	C/T	M1	M0	Gate	C/T	M1	M0
088h	TCON	TF ₁	TR ₁	TF ₀	TR ₀	IE ₁	IT ₁	IE ₀	IT ₀
087h	PCON	smod	-	-	-	GF ₁	GF ₀	PD	IDL
083h	DPH								
082h	DPL								
081h	SP								
080h	Порт 0								
07Fh	ОЗУ								
030h									
02Fh	128 бит								
020h									
01Fh	RG-файл								
000h									

mov	add	anl	ljmp
movc	addc	orl	ajmp
movx	da	xrl	sjmp
push	sbb	clr	jmp
pop	inc	setb	jz/jnz
xch	dec	cpl	jc/jnc
xchd	mul ab	rl	jb/jnb
swap	div ab	rlc	jbc
		rr	djnz
		rrc	cjne
			lcall
			acall
			ret
			reti



$T_d \geq 400$ нс



$T_d \geq 800$ нс

