
# TASKS

**TASK:** You can perform a similar study for the mul instruction as the one performed in Lab 12 for arithmetic-logic instructions: view the flow of the instruction through the pipeline stages, analyse the control bits (remember from Appendix D of Lab 11 that there is a specific structure type for the mul instruction called mul\_pkt\_t, and there is a signal defined in module **dec\_decode\_ctl** called mul\_p), etc.

Solution not provided.

**TASK:** Inspect the Verilog code from **exu\_mul\_ctl** and see how the multiplication is computed. Remember that RISC-V includes 4 multiply instructions (mul, mulh, mulhsu and mulhu), and all of them must be supported by the hardware.

As an optional exercise, replace the Multiply Unit with your own unit or one from the Internet.



* The inputs and control bits produced at the decode stage are registered in lines 72-81.

M1:

* In case of a data dependency between the multiplication and a previous load, a forwarding takes place in lines 87-88.
* Moreover, the treatment of the sign of the input operands is determined in lines 90-91. Remember that RISC-V includes three versions of the “multiply high” operation: mulh, mulhsu and mulhu.
* These values are propagated to M2.

M2:

* The actual multiplication is performed in line 108.

M3:

* The low/high part is returned in out[31:0] in line 119. The low part is selected in case of a mul instruction, whereas the high part is selected in case of any of the three mulh instructions.

**TASK:** Verify that this pair of 32 bits (0x03de02b3 and 0x03ff0333) correspond to instructions mul t0,t3,t4 and mul t1,t5,t6 in the RISC-V architecture.

**0x03de02b3 🡪 0000001 11101 11100 000 00101 0110011**

**funct7 = 0000001**

**rs2 = 11101 = x29 (t4)**

**rs1 = 11100 = x28 (t3)**

**funct3 = 000**

**rd = 00101 = x5 (t0)**

**op = 0110011**

**0x03ff0333 🡪 0000001 11111 11110 000 00110 0110011**

**funct7 = 0000001**

**rs2 = 11111 = x31 (t6)**

**rs1 = 11110 = x30 (t5)**

**funct3 = 000**


**rd = 00110 = x6 (t1)**

**op = 0110011**

From Appendix B of DDCARV:







**TASK:** Replicate the simulation from Figure 2 on your own computer and analyse it more closely.

Solution provided in the main document of Lab 14.

**TASK:** Compare the illustration from Figure 3 with the simulation from Figure 2 focusing on the two mul instructions. Specifically, analyse how the two instructions are assigned to the two ways in the Align and Decode stages.

- In module **ifu\_aln\_ctl** (Align stage) the two instructions are assigned to:

- Way 0: ifu\_i0\_instr

- Way 1: ifu\_i1\_instr

- In module **dec\_ib\_ctl** the two instructions are buffered from Align to Decode:

- Way 0: ifu\_i0\_instr 🡪 dec\_i0\_instr\_d


- Way 1: ifu\_i1\_instr 🡪 dec\_i1\_instr\_d

- In module **dec\_decode\_ctl** (Decode stage) the two instructions are scheduled to the corresponding pipes if possible. Once they are sent, they continue through the three execution stages, the Commit stage and the Writeback stage:

- Way 0: i0\_inst\_e1 – i0\_inst\_e2 – i0\_inst\_e3 – i0\_inst\_e4 – i0\_inst\_wb

- Way 1: i1\_inst\_e1 – i1\_inst\_e2 – i1\_inst\_e3 – i1\_inst\_e4 – i1\_inst\_wb

We provide a *.tcl* file called *[RVfpgaPath]/RVfpga/Labs/Lab14/MUL\_Instruction/test\_AssignmentWays.tcl* that includes all these signals.



**i-1**

**i+6**

**i+3**

**i+2**

**i+1**

**i**


* In cycle i-1 (not shown in Figure 2 nor in Figure 3) the two mul instructions are at the Align stage: the first is assigned to Way 0 (ifu\_i0\_instr = 0x03de02b3) and the second is assigned to Way 1 (ifu\_i1\_instr = 0x03ff0333) at module ifu\_aln\_ctl.
* In cycle i the two instructions have been propagated to the Decode stage at module dec\_ib\_ctl: the first continues in Way 0 (dec\_i0\_instr\_d = 0x03de02b3) and the second continues in Way 1 (dec\_i1\_instr\_d = 0x03ff0333).
* In cycle i+1 the first mul instruction has been propagated to the M1 stage at the dec\_decode\_ctl module (i0\_inst\_e1 = 0x03de02b3). However, the second mul instruction couldn’t be propagated due to the structural hazard analysed in the lab, and thus a bubble has been inserted in the first execution stage of Way 1: i1\_inst\_e1 = 0x00000013.

Moreover, given that Way 0 has been released at the Decode stage, the second mul has been reassigned to that Way: dec\_i0\_instr\_d = 0x03ff0333.

* In cycle i+2 the second mul instruction is propagated to the M1 stage, which is now free (i0\_inst\_e1 = 0x03ff0333), and the first mul instruction is propagated to the M2 stage.
* In cycles i+3 to i+6 the two mul instructions progress through the pipeline with no stalls until the Writeback stage.


**TASK:** Remove the nop instructions included within the loop and measure different events (cycles, instructions/multiplies committed, etc.) using the Performance Counters available in SweRV EH1, as explained in Lab 11. Is the number of cycles as expected after analysing the simulation from Figure 2? Justify your answer.


Now reorder the code within the loop trying to reach the ideal throughput. Justify the results obtained in the original code and in the reordered one.



IPC = 458000 / 262000 = 1.748. The IPC is a bit smaller than the ideal one because the second mul instruction must wait one cycle due to the structural hazard, as explained in the lab.

If we reorder the code, inserting in between the two mul instructions the update of the loop index, we obtain the ideal IPC, as we fill the bubble introduced by the structural hazard with a useful instruction.





IPC = 458000 / 229000 = 2

**TASK:** Folder *[RVfpgaPath]/RVfpga/Labs/Lab14/MUL\_Instr\_Accumul\_C-Lang* provides the PlatformIO project of a C program that accumulates the subtraction of two multiplications within a loop.

* Analyse the C program.
* Perform a simulation and inspect a random iteration of the loop. Note that the C program is compiled without optimizations.
* Measure different events (cycles, instructions/multiplications committed, etc.) using the Performance Counters available in SweRV EH1, as explained in Lab 11.

Is the number of cycles as expected after analysing the simulation from Figure 2? Justify your answer.

* Create an analogous program in RISC-V assembly and compare it with the C version. Reorder the instructions trying to obtain the best possible IPC.
* Disable the **M** RISC-V extension in the C program and compare the results with the original program. To do so, modify the following line in file *platformio.ini* from:


build\_flags = -Wa,-march=rv32**ima** -march=rv32**ima**


To:

build\_flags = -Wa,-march=rv32**ia** -march=rv32**ia**


This avoids the use of the instructions from the M RISC-V extension and emulates them using other instructions instead.

* C program (original and disassembly):






* Simulation of the C program:




* HW Counters:




IPC = 524000 / 327000 = 1.6. Some cycles are lost due to RAW data hazards, that we will analyse in Lab 15.

* The Assembly program can be found at:

*[RVfpgaPath]/RVfpga/Labs/RVfpgaLabsSolutions/Programs\_Solutions/Lab14/MUL\_Instr\_Accumul\_Assembly*







The result of the Sum is the same, as the program is the same.

The number of cycles is a bit smaller, as the assembly version programmed by hand is more efficient than the one obtained by the compiler without optimizations.

The number of instructions is also a bit smaller.

We reorder the loop as follows:






The result of the Sum is the same, as the program is the same.

Number of cycles per iteration = 196800 / 65500 = 3

The number of instructions is the same. Number of instructions per iterations = 393000 / 65500 = 6

IPC = 393 / 197 = 1.994. We obtain the optimal IPC.

* Disable M Extension:



The result of the Sum is the same, as the program is the same.


The number of cycles is much higher: Around 4M vs. around 0.3M.

The number of instructions is also much higher: Around 3M vs. around 0.5M.

The CPI is better now.

There are no multiplications committed.

**TASK:** Modify the program from Figure 1, replacing the two mul instructions for two lw instructions to the DCCM. You should observe a structural hazard analogous to the one analysed in this section and resolved in a similar way.



As we can see in the simulation, the behaviour for two consecutive loads is exactly the same as in the case of two consecutive mul instructions.

**TASK:** Replicate the simulation from Figure 6 on your own computer. Use file *test\_NonBlocking.tcl* (provided at *[RVfpgaPath]/RVfpga/Labs/Lab14/LW\_Instruction\_ExtMemory*). *Zoom In* () several times and move to 60120ps.

Solution provided in the main document of Lab 14.

**TASK:** Compare the simulation shown in Figure 6 (non-blocking load) with the simulation shown in Figure 14 of Lab 13 (blocking load). Add all of the signals needed for the comparison.

Solution not provided.


**TASK:** Compare the illustration from Figure 7 with the simulation from Figure 6 that you have replicated on your own computer. Add signals to extend the simulation and deepen understanding, as desired.

Solution not provided.

**TASK:** Measure different events (cycles, instructions/loads committed, etc.) using the Performance Counters available in SweRV EH1, as explained in Lab 11. Is the number of cycles as expected after analysing the simulation from Figure 6? Justify your answer.


Compare these results with those obtained when loads are configured as blocking loads.

**Non-blocking loads:**




The IPC obtained (IPC = 2490 / 1245 = 2) is the ideal thanks to the non-blocking load.

**Blocking loads:**



The number of instructions is the same, but now it takes much more cycles to execute the loop as the loads make the subsequent instructions to stall for the data to come from memory. The simulation demonstrates it more clearly.



**Pipeline Stopped**

# EXERCISES


1. Analyse, both in simulation and on the board, the structural hazard that happens between two consecutive memory instructions (you can analyse any combination of two consecutive memory instructions such as loads and stores) that arrive at the L/S Pipe in the same cycle. Test both for non-blocking and for blocking loads. You can use the PlatformIO project provided at: *[RVfpgaPath]/RVfpga/Labs/Lab14/TwoConsecutiveLW\_Instructions*.

Two consecutive loads:

210: 0002a303 lw t1,0(t0)


214: 0042a303 lw t1,4(t0)

* Simulation:



Due to the structural hazard in the L/S Pipe, the second lw must stall for 1 cycle, similarly to the Mult Pipe handling two consecutive mul instructions.

* Execution on the board:




IPC = 262 / 196 = 1.33

Two consecutive stores:

210: 0062a023 sw t1,0(t0)


214: 0062a223 sw t1,4(t0)

* Simulation:



Due to the structural hazard in the L/S Pipe, the second sw must stall for 1 cycle, similarly to the Mult Pipe handling two consecutive mul instructions.

* Execution on the board:



IPC = 262 / 196 = 1.33

1. (*The following exercise is based on exercise 4.22 from the book “Computer Organization and Design – RISC-V Edition”, by Patterson & Hennessy ([HePa]).*)

Consider the fragment of RISC-V assembly below:

sd x29, 12(x16)

ld x29, 8(x16)

sub x17, x15, x14

beqz x17, label

add x15, x11, x14

sub x15, x30, x14

Suppose we modify the SweRV EH1 processor so that it has only one memory (that handles both instructions and data). In this case, there will be a structural hazard every time a program needs to fetch an instruction during the same cycle in which another instruction accesses data.

* 1. Draw a pipeline diagram to show where the code above will stall in this imaginary version of the SweRV EH1 processor.
  2. In general, is it possible to reduce the number of stalls/nops resulting from this structural hazard by reordering code?
  3. Must this structural hazard be handled in hardware? We have seen that data hazards can be eliminated by adding nops to the code. Can you do the same with this structural hazard? If so, explain how. If not, explain why not.

Solution not provided.

# APPENDIX A – TWO SIMULTANEOUS DIV INSTRUCTIONS IN THE DECODE STAGE

**TASK:** You can perform a similar study for the div instruction as the one performed in Lab 12 for arithmetic-logic instructions: view the flow of the instruction through the pipeline stages, analyse the control bits (remember from Appendix D of Lab 11 that there is a specific structure type for the div instruction called div\_pkt\_t, and there is a signal defined in module **dec\_decode\_ctl** called div\_p), etc.

Solution not provided.

**TASK:** Inspect the Verilog code from **exu\_div\_ctl** to understand how the division is computed. Also analyse the effect of signals div\_stall, finish\_early, and finish. As an optional exercise, replace the Divide Unit with your own unit or one from the Internet.

Solution not provided.

**TASK:** Verify that this pair of 32 bits (0x03de42b3 and 0x03ff4333) correspond to instructions div t0,t3,t4 and div t1,t5,t6 in the RISC-V architecture.

**0x03de42b3 🡪 0000001 11101 11100 100 00101 0110011**

**funct7 = 0000001**

**rs2 = 11101 = x29 (t4)**

**rs1 = 11100 = x28 (t3)**

**funct3 = 100**

**rd = 00101 = x5 (t0)**

**op = 0110011**

**0x03ff4333 🡪 0000001 11111 11110 100 00110 0110011**

**funct7 = 0000001**

**rs2 = 11111 = x31 (t6)**

**rs1 = 11110 = x30 (t5)**

**funct3 = 100**


**rd = 00110 = x6 (t1)**

**op = 0110011**

From Appendix B of DDCARV:








**TASK:** Replicate the simulation from Figure 9 on your own computer and analyse it in detail.

Solution provided in the main document of Lab 14.

**TASK:** Compare the illustration from Figure 10 and the simulation from Figure 9 that you have replicated on your own computer. Add signals to extend the simulation and deepen understanding, as desired.


Solution not provided.


**TASK:** Measure different events (cycles, instructions/divisions committed, etc.) using the Performance Counters available in SweRV EH1, as explained in Lab 11. Is the number of cycles as expected after analysing the simulation from Figure 9? Justify your answer.




CPI = 4910000 / 393000 = 12. Taking into account that each division takes around 34 cycles to execute and that the other instructions take ½ cycle each, this is approximately what we could expect: an approximate theoretical computation could be: 6 instructions executed in 34 + 34 + ½ + ½ + ½ + ½ cycles 🡪 CPI = 70 / 6 = 11

**TASK:** Try different dividends and divisors and see how the number of cycles for computing the result depends on their value. View the experiment both in simulation and with the HW Counters.





Now the divisions are computed in only around 5 cycles.



The CPI decreases a lot (around 2 per cycle) given that the time for computing each division decreases a lot too.

**TASK:** Folder *[RVfpgaPath]/RVfpga/Labs/Lab14/DIV\_Instr\_Accumul\_C-Lang* provides the PlatformIO project of a C program that accumulates the subtraction of two divisions within a loop.

* Analyse the C program.
* Perform a simulation and inspect a random iteration of the loop. Note that the C program is compiled without optimizations.
* Measure different events (cycles, instructions/divisions committed, etc.) using the Performance Counters available in SweRV EH1, as explained in Lab 11.

Is the number of cycles as expected after analysing the simulation from Figure 9? Justify your answer.

* Create an analogous program in RISC-V assembly and compare it with the C version.
* Disable the **M** RISC-V extension in the C program and compare the results with the original program. To do so, modify the following line in file *platformio.ini* from:


build\_flags = -Wa,-march=rv32**ima** -march=rv32**ima**


To:

build\_flags = -Wa,-march=rv32**ia** -march=rv32**ia**


This avoids the use of the instructions from the RISC-V M extension and emulates them using other instructions instead.

* C program (original and disassembly):






* Simulation of the C program:





* HW Counters:



* The Assembly program can be found at:

*[RVfpgaPath]/RVfpga/Labs/RVfpgaLabsSolutions/Programs\_Solutions/Lab14/DIV\_Instr\_Accumul\_Assembly*






The result of the Sum is the same, as the program is the same.

The number of cycles is a bit smaller, as the assembly version programmed by hand is more efficient than the one obtained by the compiler without optimizations.

The number of instructions is also a bit smaller.

* Disable M Extension:



The result of the Sum is the same, as the program is the same.

The number of cycles is much higher: Around 18M vs. around 4M.

The number of instructions is also much higher: Around 20M vs. around 0.5M.

The CPI is better now.

There are no divisions commited.

**TASK:** In SweRV EH1, div instructions are blocking. Modify the processor to allow non-blocking div instructions.

Then add a second divider to the SweRV EH1 processor, so that two div instructions of the example from Figure 8 are allowed to execute in parallel.

Solution not provided.