Management and analysis of physics datasets, Part. 1

Fifth Laboratory

Antonio Bergnoli bergnoli@pd.infn.it - Filippo Marini filippo.marini@pd.infn.it 02/12/2020

Laboratory Introduction

Goals

- Gain confidence with State Machines
- Use the new VHDL statement case

Doubts?

Synchronizer (Double FF)




Figure 1: double flop

Excercise

- 1. write a VHDL source code for the synchronizer
- 2. write a testbench to validate the input synchronizer





Figure 2: double flop wave

State Machines

Toggle FF State Machine






Figure 4: toggle flip flip

Figure 3: toggle state machine

State Machines Source Code (taken from "Free Range VHDL" book)


Toggle flip flop as state machine


```
architecture fsm1 of my_fsm1 is
 type state type is (STO, ST1):
 signal state : state type:
begin
 sync proc : process(CLK)
 begin
   if (rising edge(CLK)) then
     if (CLR = '1') then
       state <= STO:
       Z1 <= '0';
                            -- pre-assign
     else
       case state is
         when STO => -- items regarding state STO Z1 <= '0': -- Moore output
          7.1
                                     <= '0': -- pre-assign
          if (TOG EN = '1') then state <= ST1:
          end if:
         when ST1 => -- items regarding state ST1
          7.1
                                   <= '1': -- Moore output
          if (TOG_EN = '1') then state <= STO:
          end if:
         when others => -- the catch-all condition
          7.1 <= '0':
                                  -- arbitrary; it should never
          state <= STO:
                                   -- make it to these two statements
       end case:
     end if:
   end if:
  end process sync_proc;
end fsm1:
```

A Simple State Machine


Pattern recognition machine

- Input is evaluated at the rising edge of the clock signal
- Output goes high only when the sequence "0101" is detected in input





A Simple State Machine (state diagram)



7

A Simple State Machine

```
when S2 =>
library ieee:
use ieee.std_logic_1164.all;
                                                                                              v <= '0':
entity patterndetect is
                                                                                              if a = '0' then
 port (
                                                                                                 state <= S3:
                                                                                              elsif a = '1' then
   a : in std_logic;
   clk : in std logic:
                                                                                                 state <= SO:
   rst : in std logic:
                                                                                              else
   v : out std_logic);
                                                                                                null:
end entity patterndetect;
                                                                                              end if;
architecture rtl of patterndetect is
                                                                                             when S3 =>
 type state_t is (SO, S1, S2, S3, Detect);
                                                                                              v <= '0';
                                                                                              if a = '0' then
 signal state : state t := SO:
begin -- architecture rtl
                                                                                                 state <= S1;
                                                                                              elsif a = '1' then
 main : process (clk) is
 begin -- process main
                                                                                                 state <= Detect:
   if rising edge(clk) then
                                       -- rising clock edge
                                                                                              else
      if ret = '0' then
                                        -- synchronous reset (active low)
                                                                                                null:
                                                                                              end if:
       state <= SO:
              <= '0':
                                                                                             when Detect =>
      else
                                                                                                    <= '1';
                                                                                              state <= SO;
        case state is
         when SO =>
                                                                                            when others => null:
           v <= '0':
                                                                                          end case:
           if a = '0' then
                                                                                        end if:
             state <= S1;
                                                                                      end if;
           end if:
                                                                                    end process main:
          when S1 =>
                                                                                  end architecture rtl:
           v <= '0':
           if a = '0' then
              state <= S1:
            elsif a = '1' then
             state <= S2.
```

8

A Simple State Machine (testbench)

```
library ieee;
use ieee.std_logic_1164.all;
entity patterndetect_tb is
end entity patterndetect_tb;
```

```
architecture test of patterndetect tb is
 signal a : std_logic;
 signal clk : std_logic :='0';
 signal rst : std_logic;
 signal v : std logic:
begin -- architecture test
 DUT : entity work.patterndetect
   port map (
     a => a,
     clk => clk.
     rst => rst.
     v => y);
 clk <= not clk after 2 ns;
 WaveGen Proc : process
 begin
   a <= '0':
   rst <= '1'; wait for 10 ns; wait until rising_edge(clk);
   rst <= '0'; wait for 10 ns; wait until rising_edge(clk);
   rst <= '1':
   wait until rising edge(clk):
   a <= '0';
   wait until rising_edge(clk);
   a <= '1':
   wait until rising_edge(clk);
   a <= '0';
   wait until rising edge(clk):
   a <= '1':
    wait for 100 ns:
    wait:
 end process WaveGen Proc;
end architecture test:
```

Homework

Homework

- $\bullet\,$ Try to "mess" with the pattern recognition SM, change the detection pattern, add more bits, ...
- Invent and design a new SM. Start from the block diagram and then translate in VHDL
- Build a testbench to check the behaviour of your SM