#### **Features**

- High Performance, Low Power AVR® 8-Bit Microcontroller
- Advanced RISC Architecture
  - 135 Powerful Instructions Most Single Clock Cycle Execution
  - 32 x 8 General Purpose Working Registers
  - Fully Static Operation
  - Up to 16 MIPS Throughput at 16 MHz
  - On-Chip 2-cycle Multiplier
- Non-volatile Program and Data Memories
  - 64K/128K/256K Bytes of In-System Self-Programmable Flash Endurance: 10,000 Write/Erase Cycles
  - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation
  - 4K Bytes EEPROM
    - Endurance: 100,000 Write/Erase Cycles
  - 8K Bytes Internal SRAM
  - Up to 64K Bytes Optional External Memory Space
  - Programming Lock for Software Security
- JTAG (IEEE std. 1149.1 compliant) Interface
  - Boundary-scan Capabilities According to the JTAG Standard
  - Extensive On-chip Debug Support
  - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
  - Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode
  - Four 16-bit Timer/Counter with Separate Prescaler, Compare- and Capture Mode
  - Real Time Counter with Separate Oscillator
  - Four 8-bit PWM Channels
  - Six/Twelve PWM Channels with Programmable Resolution from 2 to 16 Bits (ATmega1281/2561, ATmega640/1280/2560)
  - Output Compare Modulator
  - 8/16-channel, 10-bit ADC (ATmega1281/2561, ATmega640/1280/2560)
  - Two/Four Programmable Serial USART (ATmega1281/2561,ATmega640/1280/2560)
  - Master/Slave SPI Serial Interface
  - Byte Oriented 2-wire Serial Interface
  - Programmable Watchdog Timer with Separate On-chip Oscillator
  - On-chip Analog Comparator
  - Interrupt and Wake-up on Pin Change
- Special Microcontroller Features
  - Power-on Reset and Programmable Brown-out Detection
  - Internal Calibrated Oscillator
  - External and Internal Interrupt Sources
  - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby, and Extended Standby
- I/O and Packages
  - 51/86 Programmable I/O Lines (ATmega1281/2561, ATmega640/1280/2560)
  - 64-lead (ATmega1281/2561)
  - 100-lead (ATmega640/1280/2560)
  - 100-lead TQFP (64-lead TQFP Option)
  - RoHS/Fully Green
- Temperature Range:
  - -40°C to 85°C Industrial



8-bit **AVR**®
Microcontroller with
64K/128K/256K
Bytes In-System
Programmable
Flash

ATmega640/V ATmega1280/V ATmega1281/V ATmega2560/V ATmega2561/V

Advance Information Summary

2549CS-AVR-09/05





## Features (continued)

- Speed Grade:
  - ATmega640V/ATmega1280V/ATmega1281V:
    - 0 4 MHz @ 1.8 5.5V, 0 8 MHz @ 2.7 5.5V
  - ATmega2560V/ATmega2561V:
    - 0 2 MHz @ 1.8 5.5V, 0 8 MHz @ 2.7 5.5V
  - ATmega640/1280/1281/2560/2561:
    - 0 8 MHz @ 2.7 5.5V, 0 16 MHz @ 4.5 5.5V

## **Pin Configurations**

Figure 1. Pinout ATmega640/1280/2560





Figure 2. Pinout ATmega1281/2561



Note: The large center pad underneath the QFN/MLF package is made of metal and internally connected to GND. It should be soldered or glued to the board to ensure good mechanical stability. If the center pad is left unconnected, the package might loosen from the board.

#### **Disclaimer**

Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min. and Max values will be available after the device is characterized.






## **Overview**

The ATmega640/1280/1281/2560/2561 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega640/1280/1281/2560/2561 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

## **Block Diagram**

Figure 3. Block Diagram



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega640/1280/1281/2560/2561 provides the following features: 64K/128K/256K bytes of In-System Programmable Flash with Read-While-Write capabilities, 4K bytes EEPROM, 8K bytes SRAM, 54/86 general purpose I/O lines, 32 general purpose working registers, Real Time Counter (RTC), six flexible Timer/Counters with compare modes and PWM, 4 USARTs, a byte oriented 2-wire Serial Interface, a 16-channel, 10bit ADC with optional differential input stage with programmable gain, programmable Watchdog Timer with Internal Oscillator, an SPI serial port, IEEE std. 1149.1 compliant JTAG test interface, also used for accessing the On-chip Debug system and programming and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the Crystal/Resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

The device is manufactured using Atmel's high-density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega640/1280/1281/2560/2561 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega640/1280/1281/2560/2561 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.





## Comparison Between ATmega1281/2561 and ATmega640/1280/2560

Each device in the ATmega640/1280/1281/2560/2561 family differs only in memory size and number of pins. Table 1 summarizes the different configurations for the six devices.

**Table 1.** Configuration Summary

Device	Flash	EEPROM	RAM	General Purpose I/O pins	16 bits resolution PWM channels	Serial USARTs	ADC Channels
ATmega640	64KB	4KB	8KB	86	12	4	16
ATmega1280	128KB	4KB	8KB	86	12	4	16
ATmega1281	128KB	4KB	8KB	54	6	2	8
ATmega2560	256KB	4KB	8KB	86	12	4	16
ATmega2561	256KB	4KB	8KB	54	6	2	8

## **Pin Descriptions**

**VCC** Digital supply voltage.

**GND** Ground.

Port A (PA7..PA0)

Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 85.

Port B (PB7..PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B has better driving capabilities than the other ports.

Port B also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 86.

Port C (PC7..PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port C also serves the functions of special features of the ATmega640/1280/1281/2560/2561 as listed on page 89.

Port D (PD7..PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source

current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 91.

Port E (PE7..PE0)

Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port E also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 93.

Port F (PF7..PF0)

Port F serves as analog inputs to the A/D Converter.

Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS), and PF4(TCK) will be activated even if a reset occurs.

Port F also serves the functions of the JTAG interface.

Port G (PG5..PG0)

Port G is a 6-bit I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port G pins that are externally pulled low will source current if the pull-up resistors are activated. The Port G pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port G also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 99.

Port H (PH7..PH0)

Port H is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port H output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port H pins that are externally pulled low will source current if the pull-up resistors are activated. The Port H pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port H also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 101.

Port J (PJ7..PJ0)

Port J is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port J output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port J pins that are externally pulled low will source current if the pull-up resistors are activated. The Port J pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port J also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 103.

Port K (PK7..PK0)

Port K serves as analog inputs to the A/D Converter.





Port K is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port K output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port K pins that are externally pulled low will source current if the pull-up resistors are activated. The Port K pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port K also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 105.

Port L (PL7..PL0)

Port L is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port L output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port L pins that are externally pulled low will source current if the pull-up resistors are activated. The Port L pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port L also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 107.

RESET Reset input. A low level on this pin for longer than the minimum pulse length will gener-

ate a reset, even if the clock is not running. The minimum pulse length is given in Table

23 on page 56. Shorter pulses are not guaranteed to generate a reset.

XTAL1 Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

**XTAL2** Output from the inverting Oscillator amplifier.

AVCC is the supply voltage pin for Port F and the A/D Converter. It should be externally

connected to V<sub>CC</sub>, even if the ADC is not used. If the ADC is used, it should be con-

nected to V<sub>CC</sub> through a low-pass filter.

AREF This is the analog reference pin for the A/D Converter.

**Resources** A comprehensive set of development tools and application notes, and datasheets are

available for download on http://www.atmel.com/avr.

## **Register Summary**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x1FF)	Reserved	-	-	-	-	-	-	-	-	. 3
	Reserved	-	_	_	_	_	_	-	-	
(0x13F)	Reserved									
(0x13E)	Reserved									
(0x13D)	Reserved									
(0x13C)	Reserved									
(0x13B)	Reserved									
(0x13A)	Reserved									
(0x139)	Reserved									
(0x138)	Reserved									
(0x137)	Reserved									
(0x136)	UDR3				LISART3 I/O	Data Register				
(0x135)	UBRR3H	-	-	-	- OGAITIO I/C		ISART3 Baud Ra	e Register High F	Ryte	
(0x134)	UBRR3L				ISART3 Raud Ra	ate Register Low		e riegister riigiri	Jy to	
(0x133)	Reserved	-	-	l -	- L	-	-	-	-	
(0x132)	UCSR3C	UMSEL31	UMSEL30	UPM31	UPM30	USBS3	UCSZ31	UCSZ30	UCPOL3	
(0x132)	UCSR3B	RXCIE3	TXCIE3	UDRIE3	RXEN3	TXEN3	UCSZ32	RXB83	TXB83	
` '	UCSR3A	RXC3	TXC3	UDRE3	FE3	DOR3	UPE3	U2X3	MPCM3	
(0x130) (0x12F)	Reserved	-	-	- UDRES	FE3	- DOR3	- UPE3	-	IVIPCIVI3	
		-			-	-	-	-	-	
(0x12E)	Reserved	-	-			ompare Register		-	-	
(0x12D) (0x12C)	OCR5CH OCR5CL									
, ,						Compare Register				
(0x12B)	OCR5BH					compare Register				
(0x12A)	OCR5BL OCR5AH					Compare Register				
(0x129)						ompare Register				
(0x128)	OCR5AL					Compare Register				
(0x127)	ICR5H					Capture Register				
(0x126)	ICR5L				•	Capture Register				
(0x125)	TCNT5H					unter Register Hig				
(0x124)	TCNT5L					unter Register Lo	1			
(0x123)	Reserved				-	-	-	-	-	
(0x122)	TCCR5C	FOC5A	FOC5B	FOC5C	-	-	-	-	-	
(0x121)	TCCR5B	ICNC5	ICES5	-	WGM53	WGM52	CS52	CS51	CS50	
(0x120)	TCCR5A	COM5A1	COM5A0	COM5B1	COM5B0	COM5C1	COM5C0	WGM51	WGM50	
(0x11F)	Reserved	-	-	-	-	-	-	-	-	
(0x11E)	Reserved	-	-	-	-	-	-	-	-	
(0x11D)	Reserved	-	-	-	-	-	-	-	-	
(0x11C)	Reserved	-	-	-	-	-	-	-	-	
(0x11B)	Reserved	-	-	-	-	-	-	-	-	
(0x11A)	Reserved	-	-	-	-	-	-	-	-	
(0x119)	Reserved	-	-	-	-	-	-	-	-	
(0x118)	Reserved	-	-	-	-	-	-	-	-	
(0x117)	Reserved	-	-	-	-	-	-	-	-	
(0x116)	Reserved	-	-	-	-	-	-	-	-	
(0x115)	Reserved	-	-	-	-	-	-	-	-	
(0x114)	Reserved	-	-	-	-	-	-	-	-	
(0x113)	Reserved	-	-	-	-	-	-	-	-	
(0x112)	Reserved	-	-	-	-	-	-	-	-	
(0x111)	Reserved	-	-	-	-	-	-	-	-	
(0x110)	Reserved	-	-	-	-	-	-	-	-	
(0x10F)	Reserved	-	-	-	-	-	-	·-	-	
(0x10E)	Reserved	-	-	-	-	-	-	-	-	
(0x10D)	Reserved	-	-	-	-	-	-	-	-	
(0x10C)	Reserved	-	-	-	-	-	-	-	-	
(0x10B)	PORTL	PORTL7	PORTL6	PORTL5	PORTL4	PORTL3	PORTL2	PORTL1	PORTL0	
(0x10A)	DDRL	DDL7	DDL6	DDL5	DDL4	DDL3	DDL2	DDL1	DDL0	
(0x109)	PINL	PINL7	PINL6	PINL5	PINL4	PINL3	PINL2	PINL1	PINL0	
(0x108)	PORTK	PORTK7	PORTK6	PORTK5	PORTK4	PORTK3	PORTK2	PORTK1	PORTK0	
(0x107)	DDRK	DDK7	DDK6	DDK5	DDK4	DDK3	DDK2	DDK1	DDK0	
(0x106)	PINK	PINK7	PINK6	PINK5	PINK4	PINK3	PINK2	PINK1	PINK0	
(0x105)	PORTJ	PORTJ7	PORTJ6	PORTJ5	PORTJ4	PORTJ3	PORTJ2	PORTJ1	PORTJ0	
(0x104)	DDRJ	DDJ7	DDJ6	DDJ5	DDJ4	DDJ3	DDJ2	DDJ1	DDJ0	
			PINJ6	PINJ5	PINJ4	PINJ3	PINJ2	PINJ1	PINJ0	
(0x103)	PINJ	PINJ7	1 11100	1 11 400						





Address	Nome	Di+ 7	Di+ 6	Di+ 5	Dit /	Di+ 2	Bit 2	Di+ 1	Di+ 0	Pogo
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	DDH2	Bit 1	Bit 0	Page
(0x101) (0x100)	DDRH PINH	DDH7 PINH7	PINH6	PINH5	PINH4	PINH3	PINH2	PINH1	DDH0 PINH0	-
(0x100) (0xFF)	Reserved	- FINE	-	-	- FINH4	- FINES	- FINE	- FINE	-	
(0xFE)	Reserved	-	-	-	_	-	-	-	-	
(0xFD)	Reserved	-	-	-	-	-	-	-	-	
(0xFC)	Reserved	-	-	-	-	-	-	-	-	
(0xFB)	Reserved	-	-	-	-	-	-	-	-	
(0xFA)	Reserved	-	-	-	-	-	-	-	-	
(0xF9)	Reserved	-	-	-	-	-	-	-	-	
(0xF8)	Reserved	-	-	-	-	-	-	-	-	
(0xF7)	Reserved	-	-	-	-	-	-	-	-	
(0xF6)	Reserved	-	-	-	-	-	-	-	-	
(0xF5)	Reserved	-	-	-	-	-	-	-	-	
(0xF4)	Reserved	-	-	-	-	-	-	-	-	
(0xF3) (0xF2)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0xF1)	Reserved	-	-	-	-	-	-	-	-	
(0xF0)	Reserved	-	-	-	-	-	-	-	-	
(0xEF)	Reserved	-	-	-	-	-	-	-	-	
(0xEE)	Reserved	-	-	-	-	-	-	-	-	
(0xED)	Reserved	-	-	-	-	-	-	-	-	
(0xEC)	Reserved	-	-	-	-	-	-	-	-	
(0xEB)	Reserved	-	-	-	-		-	-	-	
(0xEA)	Reserved	-	-	-	-	-	-	-	-	
(0xE9)	Reserved	-	-	-	-	-	-	-	-	
(0xE8)	Reserved	-	-	-	-	-	-	-	-	
(0xE7)	Reserved	-	-	-	-		-	-	-	
(0xE6)	Reserved	-	-	-	-	-	-	-	-	
(0xE5)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0xE4) (0xE3)	Reserved	-	-	-	-	-	-	-	-	
(0xE2)	Reserved	-	-	-	-	-	-	-	-	
(0xE1)	Reserved	-	-	-	-		-	-	-	
(0xE0)	Reserved	-	-	-	-		-	-	-	
(0xDF)	Reserved	-	-	-	-	-	-	-	-	
(0xDE)	Reserved	-	-	-	-	-	-	-	-	
(0xDD)	Reserved	-	-	-	-		-	-	-	
(0xDC)	Reserved	-	-	-	-	-	-	-	-	
(0xDB)	Reserved	-	-	-	-	-	-	-	-	
(0xDA)	Reserved	-	-	-	-	-	-	-	-	
(0xD9)	Reserved	-	-	-	-		-	-	-	
(0xD8)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0xD7) (0xD6)	UDR2	-	-	-		Data Register	-	-	-	-
(0xD5)	UBRR2H	-	_	-	- USANT2 I/C		ISART2 Baud Ba	te Register High E	Ryte	
(0xD4)	UBRR2L				USART2 Baud Ra			to riogister riigir i	- Jylo	
(0xD3)	Reserved	-	-	-	-	-	-	-	-	
(0xD2)	UCSR2C	UMSEL21	UMSEL20	UPM21	UPM20	USBS2	UCSZ21	UCSZ20	UCPOL2	
(0xD1)	UCSR2B	RXCIE2	TXCIE2	UDRIE2	RXEN2	TXEN2	UCSZ22	RXB82	TXB82	
(0xD0)	UCSR2A	RXC2	TXC2	UDRE2	FE2	DOR2	UPE2	U2X2	MPCM2	
(0xCF)	Reserved	-	-	-	-	-	-	-	-	
(0xCE)	UDR1				,	Data Register			_	
(0xCD)	UBRR1H	-	-	-	-			te Register High E	Byte	
(0xCC)	UBRR1L				USART1 Baud Ra					
(0xCB)	Reserved	- LIMOTI 11	- LIMOEL 10	LIDMALA	LIDAGO	-	-	-	-	
(0xCA)	UCSR1C	UMSEL11	UMSEL10	UPM11	UPM10	USBS1	UCSZ11	UCSZ10	UCPOL1	<del>                                     </del>
(0xC9)	UCSR1B UCSR1A	RXCIE1	TXCIE1	UDRIE1	RXEN1	TXEN1	UCSZ12	RXB81 U2X1	TXB81 MPCM1	
(0xC8) (0xC7)	Reserved	RXC1	TXC1	UDRE1	FE1	DOR1	UPE1	- 02X1	MPCM1	
(0xC6)	UDR0	-	· ·	•		Data Register	•	_		
(0xC5)	UBRR0H	-	-	-	-		ISART0 Baud Ra	te Register High E	Byte	<u> </u>
(0xC4)	UBRR0L				USART0 Baud Ra	1		J	-	
(0xC3)	Reserved	-	-	-	-	-	-	-	-	
(0xC2)	UCSR0C	UMSEL01	UMSEL00	UPM01	UPM00	USBS0	UCSZ01	UCSZ00	UCPOL0	
(0xC1)	UCSR0B	RXCIE0	TXCIE0	UDRIE0	RXEN0	TXEN0	UCSZ02	RXB80	TXB80	
(0xC0)	UCSR0A	RXC0	TXC0	UDRE0	FE0	DOR0	UPE0	U2X0	MPCM0	

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xBF)	Reserved	-	-	-	-	-	-	-	-	
(0xBE)	Reserved	-	-	-	-	-	-	-	-	
(0xBD)	TWAMR	TWAM6	TWAM5	TWAM4	TWAM3	TWAM2	TWAM1	TWAM0	-	
(0xBC)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	
(0xBB)	TWDR				2-wire Serial Inte	rface Data Regis	ter			
(0xBA)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	
(0xB9)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	
(0xB8)	TWBR			2	-wire Serial Interf	ace Bit Rate Reg	ister			
(0xB7)	Reserved	-	-	-	-	-	-	-	-	
(0xB6)	ASSR	-	EXCLK	AS2	TCN2UB	OCR2AUB	OCR2BUB	TCR2AUB	TCR2BUB	
(0xB5)	Reserved	-	-	-	-	-	-	-	-	
(0xB4)	OCR2B				ner/Counter2 Outp					
(0xB3)	OCR2A			Tin	ner/Counter2 Outp		ister A			
(0xB2)	TCNT2	====				unter2 (8 Bit)				
(0xB1)	TCCR2B	FOC2A	FOC2B	-	-	WGM22	CS22	CS21	CS20	
(0xB0)	TCCR2A	COM2A1	COM2A0	COM2B1	COM2B0	-	-	WGM21	WGM20	
(0xAF)	Reserved	-	-	-	-	-	-	-	-	
(0xAE)	Reserved OCR4CH	-	-	- Timor/Co	unter4 - Output C	- omparo Pogistor	C High Byto	-	-	
(0xAD) (0xAC)	OCR4CH OCR4CL				unter4 - Output C unter4 - Output C					
(0xAC)	OCR4CL OCR4BH				unter4 - Output C					
(0xAB)	OCR4BH OCR4BL				unter4 - Output C unter4 - Output C					
(0xAA) (0xA9)	OCR4AH				unter4 - Output C					
(0xA8)	OCR4AL				unter4 - Output C					
(0xA8)	ICR4H				Counter4 - Input (					
(0xA6)	ICR4L				Counter4 - Input (	, ,	<u> </u>			
(0xA5)	TCNT4H				er/Counter4 - Cou		-			
(0xA4)	TCNT4L				er/Counter4 - Cou		•			
(0xA3)	Reserved	-	-	-	-	-	-	-	-	
(0xA2)	TCCR4C	FOC4A	FOC4B	FOC4C	-	-	-	-	-	
(0xA1)	TCCR4B	ICNC4	ICES4	-	WGM43	WGM42	CS42	CS41	CS40	
(0xA0)	TCCR4A	COM4A1	COM4A0	COM4B1	COM4B0	COM4C1	COM4C0	WGM41	WGM40	
(0x9F)	Reserved	-	-	-	-	-	-	-	-	
(0x9E)	Reserved	-	-	-	-	-	-	-	-	
(0x9D)	OCR3CH		•	Timer/Co	unter3 - Output C	ompare Register	C High Byte	•		
(0x9C)	OCR3CL			Timer/Co	unter3 - Output C	ompare Register	C Low Byte			
(0x9B)	OCDODII			Timer/Co	unter3 - Output C	ompare Register	B High Byte			
	OCR3BH			Timer/Co	unter3 - Output C	ompare Register	B Low Byte			
(0x9A)	OCR3BL									
(0x9A) (0x99)					unter3 - Output C	ompare Register	A High Byte			
, ,	OCR3BL OCR3AH OCR3AL			Timer/Co Timer/Co	unter3 - Output C unter3 - Output C	ompare Register	A Low Byte			
(0x99)	OCR3BL OCR3AH			Timer/Co Timer/Co	unter3 - Output C	ompare Register	A Low Byte			
(0x99) (0x98) (0x97) (0x96)	OCR3BL OCR3AH OCR3AL ICR3H ICR3L			Timer/Co Timer/Co Timer/ Timer/	unter3 - Output C unter3 - Output C Counter3 - Input C Counter3 - Input (	ompare Register Capture Register Capture Register	A Low Byte High Byte Low Byte			
(0x99) (0x98) (0x97) (0x96) (0x95)	OCR3BL OCR3AH OCR3AL ICR3H ICR3L TCNT3H			Timer/Co Timer/Co Timer/ Timer/	unter3 - Output C unter3 - Output C Counter3 - Input C Counter3 - Input C er/Counter3 - Cou	ompare Register Capture Register Capture Register Inter Register Hig	A Low Byte High Byte Low Byte ph Byte			
(0x99) (0x98) (0x97) (0x96) (0x95) (0x94)	OCR3BL OCR3AH OCR3AL ICR3H ICR3L TCNT3H TCNT3L			Timer/Co Timer/Co Timer/ Timer/	unter3 - Output C ounter3 - Output C Counter3 - Input C Counter3 - Input C er/Counter3 - Cou er/Counter3 - Cou	ompare Register Capture Register Capture Register Inter Register Hig Inter Register Lo	A Low Byte High Byte Low Byte ph Byte			
(0x99) (0x98) (0x97) (0x96) (0x95) (0x94) (0x93)	OCR3BL OCR3AH OCR3AL ICR3H ICR3L TCNT3H TCNT3L Reserved	-	-	Timer/Co Timer/Co Timer/ Timer/ Timer/ Tim- Tim-	unter3 - Output C unter3 - Output C Counter3 - Input C Counter3 - Input C er/Counter3 - Cou	ompare Register Capture Register Capture Register Inter Register Hig Inter Register Lo	A Low Byte High Byte Low Byte ph Byte w Byte -	-	-	
(0x99) (0x98) (0x97) (0x96) (0x95) (0x94) (0x93) (0x92)	OCR3BL OCR3AH OCR3AL ICR3H ICR3L TCNT3H TCNT3L Reserved TCCR3C	FOC3A	- FOC3B	Timer/Co Timer/Co Timer/ Timer/	unter3 - Output C unter3 - Output C Counter3 - Input C Counter3 - Input C er/Counter3 - Cou er/Counter3 - Cou	ompare Register Capture Register Capture Register Inter Register Hig unter Register Lo	A Low Byte High Byte Low Byte yh Byte w Byte	-	-	
(0x99) (0x98) (0x97) (0x96) (0x95) (0x94) (0x93) (0x92) (0x91)	OCR3BL OCR3AH OCR3AL ICR3H ICR3L TCNT3H TCNT3L Reserved TCCR3C TCCR3B	ICNC3	ICES3	Timer/Co Timer/Co Timer/Co Timer/ Timer/ Timer/ Tim Tim - FOC3C	unter3 - Output C unter3 - Output C Counter3 - Input C Counter3 - Input C er/Counter3 - Cou er/Counter3 - Cou WGM33	ompare Register Capture Register Capture Register Inter Register Hig Inter Register Lo	A Low Byte High Byte Low Byte Ih Byte W Byte CS32	CS31	CS30	
(0x99) (0x98) (0x97) (0x96) (0x95) (0x94) (0x93) (0x92) (0x91) (0x90)	OCR3BL OCR3AH OCR3AL ICR3H ICR3L TCNT3H TCNT3L Reserved TCCR3C TCCR3B TCCR3A	ICNC3 COM3A1	ICES3 COM3A0	Timer/Co Timer/Co Timer/Co Timer/ Timer/ Timer/ Tim Tim - FOC3C - COM3B1	unter3 - Output C unter3 - Output C Counter3 - Input C Counter3 - Input C er/Counter3 - Cou er/Counter3 - Cou WGM33 COM3B0	ompare Register Capture Register Capture Register Capture Register Inter Register Hig Inter Register Lov WGM32 COM3C1	A Low Byte High Byte Low Byte th Byte W Byte CS32 COM3C0	CS31 WGM31	CS30 WGM30	
(0x99) (0x98) (0x97) (0x96) (0x95) (0x94) (0x93) (0x92) (0x91) (0x90) (0x8F)	OCR3BL OCR3AH OCR3AL ICR3H ICR3L TCNT3H TCNT3L Reserved TCCR3C TCCR3B TCCR3A Reserved	ICNC3 COM3A1	ICES3 COM3A0	Timer/Co Timer/Co Timer/Co Timer/ Timer/ Timer/ Tim Tim - FOC3C - COM3B1	unter3 - Output C unter3 - Output C Counter3 - Input C Counter3 - Input C er/Counter3 - Cou er/Counter3 - Cou WGM33	ompare Register Capture Register Capture Register Inter Register Hig Inter Register Lo	A Low Byte High Byte Low Byte th Byte W Byte CS32 COM3C0	CS31 WGM31	CS30 WGM30	
(0x99) (0x98) (0x97) (0x96) (0x95) (0x94) (0x93) (0x92) (0x91) (0x90) (0x8F) (0x8E)	OCR3BL OCR3AH OCR3AL ICR3H ICR3L TCNT3H TCNT3L Reserved TCCR3C TCCR3B TCCR3A Reserved Reserved	ICNC3 COM3A1	ICES3 COM3A0	Timer/Co Tim	unter3 - Output C unter3 - Output C Counter3 - Input C Counter3 - Input ( er/Counter3 - Cou er/Counter3 - Cou	ompare Register Capture Register Capture Register Inter Register Hig Inter Register Lov WGM32 COM3C1	A Low Byte High Byte Low Byte th Byte W Byte CS32 COM3C0 -	CS31 WGM31	CS30 WGM30	
(0x99) (0x98) (0x97) (0x96) (0x95) (0x94) (0x93) (0x92) (0x91) (0x90) (0x8F) (0x8E) (0x8D)	OCR3BL OCR3AH OCR3AL ICR3H ICR3L TCNT3H TCNT3L Reserved TCCR3C TCCR3B TCCR3A Reserved Reserved OCR1CH	ICNC3 COM3A1	ICES3 COM3A0	Timer/Co Timer/Co Timer/Co Timer/Co	unter3 - Output C unter3 - Output C Counter3 - Input C Counter3 - Input C er/Counter3 - Cou er/Counter3 - Cou WGM33	ompare Register Capture Register Capture Register Inter Register Hig Inter Register Lov WGM32 COM3C1 ompare Register	A Low Byte High Byte Low Byte gh Byte  ### Syte  ### CS32  COM3C0	CS31 WGM31	CS30 WGM30	
(0x99) (0x98) (0x97) (0x96) (0x95) (0x94) (0x93) (0x92) (0x91) (0x90) (0x8F) (0x8E) (0x8D)	OCR3BL OCR3AH OCR3AH ICR3H ICR3L TCNT3H TCNT3L Reserved TCCR3B TCCR3B TCCR3A Reserved Reserved OCR1CH	ICNC3 COM3A1	ICES3 COM3A0	Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co	unter3 - Output C unter3 - Output C Counter3 - Input C Counter3 - Input C er/Counter3 - Cou er/Counter3 - Cou WGM33 COM3B0	ompare Register Capture Register Capture Register Inter Register Lov WGM32 COM3C1 ompare Register ompare Register	A Low Byte High Byte Low Byte gh Byte	CS31 WGM31	CS30 WGM30	
(0x99) (0x98) (0x97) (0x96) (0x95) (0x94) (0x93) (0x92) (0x91) (0x90) (0x8F) (0x8E) (0x8D) (0x8C)	OCR3BL OCR3AH OCR3AH ICR3H ICR3L TCNT3H TCNT3L Reserved TCCR3C TCCR3B TCCR3A Reserved Reserved OCR1CH OCR1BH	ICNC3 COM3A1	ICES3 COM3A0	Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co	unter3 - Output C unter3 - Output C Counter3 - Input C Counter3 - Input C er/Counter3 - Cou er/Counter3 - Cou	ompare Register Capture Register Capture Register Capture Register Inter Register Lo  WGM32 COM3C1	A Low Byte High Byte Low Byte yh Byte CS32 COM3C0 C High Byte C Low Byte	CS31 WGM31	CS30 WGM30	
(0x99) (0x98) (0x97) (0x96) (0x95) (0x94) (0x93) (0x92) (0x91) (0x90) (0x8F) (0x8E) (0x8D) (0x8C) (0x8A)	OCR3BL OCR3AH OCR3AH ICR3H ICR3L TCNT3H TCNT3L Reserved TCCR3C TCCR3B TCCR3A Reserved Reserved OCR1CH OCR1CL OCR1BH	ICNC3 COM3A1	ICES3 COM3A0	Timer/Co	unter3 - Output C unter3 - Output C Counter3 - Input C Counter3 - Input C er/Counter3 - Cou er/Counter3 - Cou	ompare Register Capture Register Capture Register Capture Register Inter Register Lor WGM32 COM3C1 ompare Register ompare Register ompare Register ompare Register ompare Register	A Low Byte High Byte Low Byte yh Byte  CS32 COM3C0 - C High Byte C Low Byte B High Byte	CS31 WGM31	CS30 WGM30	
(0x99) (0x98) (0x97) (0x96) (0x95) (0x94) (0x93) (0x92) (0x91) (0x8F) (0x8E) (0x8D) (0x8C) (0x8B) (0x8A)	OCR3BL OCR3AH OCR3AH ICR3H ICR3L TCNT3H TCNT3H TCNT3C TCCR3C TCCR3C TCCR3B TCCR3A Reserved Reserved OCR1CH OCR1CL OCR1BH OCR1BL	ICNC3 COM3A1	ICES3 COM3A0	Timer/Co	unter3 - Output C unter3 - Output C Counter3 - Input C Counter3 - Input C er/Counter3 - Cou er/Counter3 - Cou	ompare Register Capture Register Capture Register Capture Register Inter Register Lov WGM32 COM3C1 ompare Register	A Low Byte High Byte Low Byte yh Byte  CS32 COM3C0 - C High Byte C Low Byte B High Byte B Low Byte A High Byte	CS31 WGM31	CS30 WGM30	
(0x99) (0x98) (0x97) (0x96) (0x95) (0x94) (0x93) (0x92) (0x91) (0x8F) (0x8E) (0x8D) (0x8B) (0x8A) (0x89) (0x88)	OCR3BL OCR3AH OCR3AH ICR3H ICR3L TCNT3H TCNT3L Reserved TCCR3C TCCR3B TCCR3B TCCR3A Reserved OCR1CH OCR1CL OCR1BH OCR1BL OCR1AL	ICNC3 COM3A1	ICES3 COM3A0	Timer/Co	unter3 - Output C unter3 - Output C Counter3 - Input C Counter3 - Input C er/Counter3 - Cou er/Counter3 - Cou WGM33 COM3B0	ompare Register Capture Register Capture Register Capture Register Inter Register Hig Inter Register Lov  WGM32 COM3C1	A Low Byte High Byte Low Byte yh Byte  CS32 COM3C0 - C High Byte C Low Byte B High Byte B Low Byte A Low Byte	CS31 WGM31	CS30 WGM30	
(0x99) (0x98) (0x97) (0x96) (0x95) (0x94) (0x93) (0x92) (0x91) (0x8F) (0x8E) (0x8B) (0x8B) (0x8A) (0x89) (0x88) (0x87)	OCR3BL OCR3AH OCR3AH ICR3H ICR3L TCNT3H TCNT3L Reserved TCCR3C TCCR3B TCCR3A Reserved OCR1CH OCR1CL OCR1BH OCR1BL OCR1AL ICR1H	ICNC3 COM3A1	ICES3 COM3A0	Timer/Co	unter3 - Output C unter3 - Output C counter3 - Input C Counter3 - Input C counter3 - Input C er/Counter3 - Cou er/Counter3 - Cou	ompare Register Capture Register Capture Register Capture Register Inter Register Lov	A Low Byte High Byte Low Byte yh Byte  CS32 COM3C0 - C High Byte C Low Byte B High Byte B Low Byte A Low Byte High Byte A Low Byte	CS31 WGM31	CS30 WGM30	
(0x99) (0x98) (0x97) (0x96) (0x95) (0x94) (0x93) (0x92) (0x91) (0x8F) (0x8E) (0x8B) (0x8B) (0x8B) (0x8A) (0x89) (0x88) (0x87) (0x86)	OCR3BL OCR3AH OCR3AH ICR3H ICR3H ICR3L TCNT3H TCNT3L Reserved TCCR3C TCCR3B TCCR3A Reserved OCR1CH OCR1CH OCR1BH OCR1BL OCR1AH ICR1H	ICNC3 COM3A1	ICES3 COM3A0	Timer/Co	unter3 - Output C unter3 - Output C cunter3 - Input C Counter3 - Input C counter3 - Input C er/Counter3 - Cou er/Counter3 - Cou	ompare Register Capture Register Capture Register Capture Register Inter Register Lov  WGM32 COM3C1	A Low Byte High Byte Low Byte yh Byte  CS32 COM3C0 - C High Byte B High Byte B Low Byte B Low Byte A Low Byte High Byte Low Byte Low Byte Low Byte	CS31 WGM31	CS30 WGM30	
(0x99) (0x98) (0x97) (0x96) (0x95) (0x94) (0x93) (0x92) (0x91) (0x86) (0x8E) (0x8B) (0x8B) (0x8B) (0x8A) (0x89) (0x88) (0x87) (0x86) (0x86)	OCR3BL OCR3AH OCR3AH ICR3H ICR3H ICR3L TCNT3H TCNT3L Reserved TCCR3C TCCR3B TCCR3A Reserved Reserved OCR1CH OCR1BH OCR1BL OCR1AH ICR1H ICR1L TCNT1H	ICNC3 COM3A1	ICES3 COM3A0	Timer/Co	unter3 - Output C unter3 - Output C cunter3 - Input C Counter3 - Input C counter3 - Input C er/Counter3 - Cou er/Counter3 - Cou	ompare Register Capture Register Capture Register Capture Register Inter Register Lov  WGM32 COM3C1 compare Register ompare Register ompare Register ompare Register ompare Register ompare Register compare Register compare Register capture Register	A Low Byte High Byte Low Byte yh Byte  CS32 COM3C0  - C High Byte B High Byte B Low Byte B Low Byte A Low Byte High Byte Low Byte High Byte Low Byte	CS31 WGM31	CS30 WGM30	
(0x99) (0x98) (0x97) (0x96) (0x95) (0x94) (0x93) (0x92) (0x91) (0x8F) (0x8E) (0x8B) (0x8B) (0x8B) (0x8B) (0x88) (0x88) (0x88) (0x88) (0x88) (0x87) (0x86) (0x85) (0x84)	OCR3BL OCR3AH OCR3AH ICR3H ICR3H ICR3L TCNT3H TCNT3L Reserved TCCR3B TCCR3A Reserved Reserved OCR1CH OCR1BH OCR1BL OCR1AH ICR1H ICR1L TCNT1H	ICNC3 COM3A1	ICES3 COM3A0	Timer/Co	unter3 - Output C unter3 - Output C cunter3 - Input C Counter3 - Input C counter3 - Input C er/Counter3 - Cou er/Counter3 - Cou	ompare Register Capture Register Capture Register Capture Register Inter Register Lov  WGM32 COM3C1 compare Register capture Register Capture Register Capture Register Inter Register Lov Inter Register L	A Low Byte High Byte Low Byte yh Byte W Byte CS32 COM3C0 - C High Byte B High Byte B Low Byte B Low Byte A Low Byte High Byte Low Byte High Byte Low Byte W Byte W Byte	CS31 WGM31 - -	CS30 WGM30 	
(0x99) (0x98) (0x97) (0x96) (0x95) (0x94) (0x93) (0x92) (0x91) (0x8F) (0x8E) (0x8B) (0x8B) (0x8B) (0x8A) (0x89) (0x88) (0x88) (0x84) (0x85) (0x84)	OCR3BL OCR3AH OCR3AH ICR3H ICR3H ICR3L TCNT3H TCNT3L Reserved TCCR3C TCCR3B TCCR3A Reserved OCR1CH OCR1CL OCR1BH OCR1AL ICR1H ICR1L TCNT1L Reserved	ICNC3 COM3A1	ICES3 COM3A0	Timer/Co	unter3 - Output C unter3 - Output C cunter3 - Output C Counter3 - Input ( er/Counter3 - Input ( er/Counter3 - Cou er/Counter3 - Cou	ompare Register Capture Register Capture Register Capture Register Inter Register Lov WGM32 COM3C1	A Low Byte High Byte Low Byte yh Byte W Byte CS32 COM3C0 - C High Byte C Low Byte B High Byte A High Byte A Low Byte High Byte	CS31 WGM31 -	CS30 WGM30 - -	
(0x99) (0x98) (0x97) (0x96) (0x95) (0x94) (0x93) (0x92) (0x91) (0x86) (0x8E) (0x8B) (0x8B) (0x8A) (0	OCR3BL OCR3AH OCR3AH ICR3H ICR3H ICR3L TCNT3H TCNT3L Reserved TCCR3C TCCR3B TCCR3A Reserved OCR1CH OCR1CH OCR1BH OCR1BL OCR1AH ICR1H ICR1L TCNT1L Reserved TCNT1L	ICNC3 COM3A1 FOC1A	ICES3 COM3A0 FOC1B	Timer/Co	unter3 - Output C unter3 - Output C cunter3 - Output C Counter3 - Input ( er/Counter3 - Input ( er/Counter3 - Cou er/Counter3 - Cou	ompare Register Capture Register Capture Register Capture Register Inter Register Lov	A Low Byte High Byte Low Byte yh Byte W Byte CS32 COM3C0 - C High Byte C Low Byte B High Byte B High Byte A High Byte A Low Byte High Byte Low Byte High Byte Low Byte Hybe W Byte W Byte W Byte W Byte	CS31 WGM31 	CS30 WGM30 - - -	
(0x99) (0x98) (0x97) (0x96) (0x95) (0x94) (0x93) (0x92) (0x91) (0x90) (0x8F) (0x8B) (0x8B) (0x8B) (0x8A) (0x88) (0x88) (0x87) (0x86) (0	OCR3BL OCR3AH OCR3AH ICR3H ICR3L TCNT3H TCNT3L Reserved TCCR3B TCCR3A Reserved OCR1CH OCR1CL OCR1BH OCR1BL ICR1H ICR1L TCNT1L Reserved TCCR1B	ICNC3 COM3A1 FOC1A ICNC1	ICES3 COM3A0 FOC1B ICES1	Timer/Co	unter3 - Output C unter3 - Output C Counter3 - Input C Counter3 - Input C er/Counter3 - Cou er/Counter3 - Cou	ompare Register Capture Register Capture Register Capture Register Capture Register Capture Register Hig Inter Register Lo	A Low Byte High Byte Low Byte yh Byte  CS32 COM3C0 - C High Byte B High Byte B Low Byte B High Byte A High Byte A Low Byte High Byte Low Byte High Byte C Low Byte B Low Byte C	CS31 WGM31	CS30 WGM30 	
(0x99) (0x98) (0x97) (0x96) (0x95) (0x94) (0x93) (0x92) (0x91) (0x86) (0x8E) (0x8B) (0x8B) (0x8A) (0	OCR3BL OCR3AH OCR3AH ICR3H ICR3H ICR3L TCNT3H TCNT3L Reserved TCCR3C TCCR3B TCCR3A Reserved OCR1CH OCR1CH OCR1BH OCR1BL OCR1AH ICR1H ICR1L TCNT1L Reserved TCNT1L	ICNC3 COM3A1 FOC1A	ICES3 COM3A0 FOC1B	Timer/Co	unter3 - Output C unter3 - Output C cunter3 - Output C Counter3 - Input ( er/Counter3 - Input ( er/Counter3 - Cou er/Counter3 - Cou	ompare Register Capture Register Capture Register Capture Register Inter Register Lov	A Low Byte High Byte Low Byte yh Byte W Byte CS32 COM3C0 - C High Byte C Low Byte B High Byte B High Byte A High Byte A Low Byte High Byte Low Byte High Byte Low Byte Hybe W Byte W Byte W Byte W Byte	CS31 WGM31 	CS30 WGM30 - - -	





A ddwggg	Nama	D# 7	Dit 6	Dit 5	Dit 4	Dit 2	Dia 0	D:4 1	Dit 0	Domo
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x7D)	DIDR2	ADC15D	ADC14D	ADC13D	ADC12D	ADC11D	ADC10D	ADC9D	ADC8D	
(0x7C)	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	
(0x7B)	ADCSRB	- ADEN	ACME	-	- ADIE	MUX5	ADTS2	ADTS1	ADTS0	
(0x7A) (0x79)	ADCSRA ADCH	ADEN	ADSC	ADATE	ADC Data Ro	ADIE egister High byte	ADPS2	ADPS1	ADPS0	
(0x79) (0x78)	ADCL					egister Low byte				
(0x78) (0x77)	Reserved	-	_	_	ADC Data No	gister Low byte	-	_	-	
(0x76)	Reserved	-	-	-	-	-	-	-	-	
(0x75)	XMCRB	XMBK	-	-	-	_	XMM2	XMM1	XMM0	
(0x74)	XMCRA	SRE	SRL2	SRL1	SRL0	SRW11	SRW10	SRW01	SRW00	
(0x73)	TIMSK5	-	-	ICIE5	-	OCIE5C	OCIE5B	OCIE5A	TOIE5	
(0x72)	TIMSK4	-	-	ICIE4	-	OCIE4C	OCIE4B	OCIE4A	TOIE4	
(0x71)	TIMSK3	-	-	ICIE3	-	OCIE3C	OCIE3B	OCIE3A	TOIE3	
(0x70)	TIMSK2	-	-	-	-	-	OCIE2B	OCIE2A	TOIE2	
(0x6F)	TIMSK1	-	-	ICIE1	-	OCIE1C	OCIE1B	OCIE1A	TOIE1	
(0x6E)	TIMSK0	-	-	-	-	-	OCIE0B	OCIE0A	TOIE0	
(0x6D)	PCMSK2	PCINT23	PCINT22	PCINT21	PCINT20	PCINT19	PCINT18	PCINT17	PCINT16	
(0x6C)	PCMSK1	PCINT15	PCINT14	PCINT13	PCINT12	PCINT11	PCINT10	PCINT9	PCINT8	
(0x6B)	PCMSK0	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	
(0x6A)	EICRB	ISC71	ISC70	ISC61	ISC60	ISC51	ISC50	ISC41	ISC40	
(0x69)	EICRA	ISC31	ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	
(0x68)	PCICR	-	-	-	-	-	PCIE2	PCIE1	PCIE0	
(0x67)	Reserved	-	-	-	-	-	-	-	-	
(0x66)	OSCCAL		1	1		ibration Register	1	T	ı	
(0x65)	PRR1	-	-	PRTIM5	PRTIM4	PRTIM3	PRUSART3	PRUSART2	PRUSART1	
(0x64)	PRR0	PRTWI	PRTIM2	PRTIM0	-	PRTIM1	PRSPI	PRUSART0	PRADC	
(0x63)	Reserved	-	-	-	-	-	-	-	-	
(0x62)	Reserved	-	-	-	-	-	-	-	-	
(0x61)	CLKPR	CLKPCE	- WDIE	-	-	CLKPS3	CLKPS2	CLKPS1	CLKPS0	
(0x60) 0x3F (0x5F)	WDTCSR SREG	WDIF I	WDIE T	WDP3	WDCE S	WDE V	WDP2 N	WDP1 Z	WDP0 C	
0x3F (0x5F)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	
0x3C (0x5C)	EIND	-	-	-	-	-	-	-	EIND0	
0x3B (0x5B)	RAMPZ	-	-	-	-	-	-	RAMPZ1	RAMPZ0	
0x3A (0x5A)	Reserved	_	_	-	-	-	-	-	-	
0x39 (0x59)	Reserved	-	-	-	-	-	-	-	-	
0x38 (0x58)	Reserved	-	-	-	-	-	-	-	-	
0x37 (0x57)	SPMCSR	SPMIE	RWWSB	SIGRD	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	
0x36 (0x56)	Reserved	-	-	-	-	-	-	-	-	
0x35 (0x55)	MCUCR	JTD	-	-	PUD	-	-	IVSEL	IVCE	
0x34 (0x54)	MCUSR	-	-	-	JTRF	WDRF	BORF	EXTRF	PORF	
0x33 (0x53)	SMCR	-	-	-	-	SM2	SM1	SM0	SE	
0x32 (0x52)	Reserved	-	-	-	-	-	-	-	-	
0x31 (0x51)	OCDR/	OCDR7	OCDR6	OCDR5	OCDR4	OCDR3	OCDR2	OCDR1	OCDR0	
	MONDR		1	1		ata Register	1	1	1	
0x30 (0x50)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	
0x2F (0x4F)	Reserved	-	-	-	-	-	-	-	-	
0x2E (0x4E)	SPDR	OPIE	WCC.		SPI Da	ta Register			OBIOY	
0x2D (0x4D)	SPSR	SPIF	WCOL	- DODD	MOTE	-	- CDUA	CDD4	SPI2X	
0x2C (0x4C)	SPCR	SPIE	SPE	DORD	MSTR General Purpo	CPOL	CPHA	SPR1	SPR0	
0x2B (0x4B) 0x2A (0x4A)	GPIOR2 GPIOR1					se I/O Register 2 se I/O Register 1				
` ′				-	General Purpo	Register i				
0x29 (0x49) 0x28 (0x48)	Reserved OCR0B	-	-		ner/Counter0 Out	out Compare Boo	ister B	-	-	
0x28 (0x48) 0x27 (0x47)	OCR0B OCR0A				ner/Counter0 Out					
0x27 (0x47) 0x26 (0x46)	TCNT0					unter0 (8 Bit)	potor / t			
0x25 (0x45)	TCCR0B	FOC0A	FOC0B	-	-	WGM02	CS02	CS01	CS00	
0x24 (0x44)	TCCR0A	COM0A1	COM0A0	COM0B1	COM0B0	-	-	WGM01	WGM00	
0x23 (0x43)	GTCCR	TSM	-	-	-	-	-	PSRASY	PSRSYNC	
0x22 (0x42)	EEARH	-	-	-	-		EEPROM Address			
0x21 (0x41)	EEARL				EEPROM Addres			<u> </u>	·	
0x20 (0x40)	EEDR					Data Register				
0x1F (0x3F)	EECR	-	-	EEPM1	EEPM0	EERIE	EEMPE	EEPE	EERE	
0x1E (0x3E)	GPIOR0				General Purpo	se I/O Register 0			<u> </u>	
0x1D (0x3D)	EIMSK	INT7	INT6	INT5	INT4	INT3	INT2	INT1	INT0	
· · · · · · · · · · · · · · · · · · ·										

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x1C (0x3C)	EIFR	INTF7	INTF6	INTF5	INTF4	INTF3	INTF2	INTF1	INTF0	
0x1B (0x3B)	PCIFR	-	-	-	-	-	PCIF2	PCIF1	PCIF0	
0x1A (0x3A)	TIFR5	-	-	ICF5	-	OCF5C	OCF5B	OCF5A	TOV5	
0x19 (0x39)	TIFR4	-	-	ICF4	-	OCF4C	OCF4B	OCF4A	TOV4	
0x18 (0x38)	TIFR3	-	-	ICF3	-	OCF3C	OCF3B	OCF3A	TOV3	
0x17 (0x37)	TIFR2	-	-	-	-	-	OCF2B	OCF2A	TOV2	
0x16 (0x36)	TIFR1	-	-	ICF1	-	OCF1C	OCF1B	OCF1A	TOV1	
0x15 (0x35)	TIFR0	-	-	-	-	-	OCF0B	OCF0A	TOV0	
0x14 (0x34)	PORTG	-	-	PORTG5	PORTG4	PORTG3	PORTG2	PORTG1	PORTG0	
0x13 (0x33)	DDRG	-	-	DDG5	DDG4	DDG3	DDG2	DDG1	DDG0	
0x12 (0x32)	PING	-	-	PING5	PING4	PING3	PING2	PING1	PING0	
0x11 (0x31)	PORTF	PORTF7	PORTF6	PORTF5	PORTF4	PORTF3	PORTF2	PORTF1	PORTF0	
0x10 (0x30)	DDRF	DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDF0	
0x0F (0x2F)	PINF	PINF7	PINF6	PINF5	PINF4	PINF3	PINF2	PINF1	PINF0	
0x0E (0x2E)	PORTE	PORTE7	PORTE6	PORTE5	PORTE4	PORTE3	PORTE2	PORTE1	PORTE0	
0x0D (0x2D)	DDRE	DDE7	DDE6	DDE5	DDE4	DDE3	DDE2	DDE1	DDE0	
0x0C (0x2C)	PINE	PINE7	PINE6	PINE5	PINE4	PINE3	PINE2	PINE1	PINE0	
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	
0x08 (0x28)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	
0x07 (0x27)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	
0x06 (0x26)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	
0x02 (0x22)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	
0x01 (0x21)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	
0x00 (0x20)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	

Note:

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 2. I/O registers within the address range \$00 \$1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses \$00 \$3F must be used. When addressing I/O registers as data space using LD and ST instructions, \$20 must be added to these addresses. The ATmega640/1280/1281/2560/2561 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from \$60 \$1FF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.





## **Instruction Set Summary**

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND I	LOGIC INSTRUCTIONS	3		•	
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	$Rdh:Rdl \leftarrow Rdh:Rdl + K$	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ← Rd • Rr	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd v Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd v K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd – 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	Rd ← Rd • Rd	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	Rd ← 0xFF	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	R1:R0 ← Rd x Rr	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
BRANCH INSTRUC	TIONS				
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP		Indirect Jump to (Z)	PC ← Z	None	2
EIJMP		Extended Indirect Jump to (Z)	$PC \leftarrow (EIND:Z)$	None	2
JMP	k	Direct Jump	$PC \leftarrow k$	None	3
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	4
ICALL		Indirect Call to (Z)	PC ← Z	None	4
EICALL		Extended Indirect Call to (Z)	$PC \leftarrow (EIND:Z)$	None	4
CALL	k	Direct Subroutine Call	PC ← k	None	5
RET		Subroutine Return	PC ← STACK	None	5
RETI		Interrupt Return	PC ← STACK	1	5
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if $(Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if $(P(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2
BRBC	a le	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC←PC+k + 1	None	1/2
	s, k	Branch il Status i lag Cleareu	(3.12.6(5) 5)		
BREQ	k k	Branch if Equal	if (Z = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BREQ BRNE		<u> </u>			1/2
	k	Branch if Equal	if $(Z = 1)$ then PC $\leftarrow$ PC + k + 1	None	
BRNE	k k	Branch if Equal Branch if Not Equal	if $(Z = 1)$ then PC $\leftarrow$ PC + k + 1 if $(Z = 0)$ then PC $\leftarrow$ PC + k + 1	None None	1/2
BRNE BRCS	k k k	Branch if Equal Branch if Not Equal Branch if Carry Set	$\begin{aligned} &\text{if } (Z=1) \text{ then PC} \leftarrow PC+k+1\\ &\text{if } (Z=0) \text{ then PC} \leftarrow PC+k+1\\ &\text{if } (C=1) \text{ then PC} \leftarrow PC+k+1 \end{aligned}$	None None None	1/2 1/2
BRNE BRCS BRCC	k k k	Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared	$\begin{aligned} &\text{if } (Z=1) \text{ then PC} \leftarrow PC+k+1\\ &\text{if } (Z=0) \text{ then PC} \leftarrow PC+k+1\\ &\text{if } (C=1) \text{ then PC} \leftarrow PC+k+1\\ &\text{if } (C=0) \text{ then PC} \leftarrow PC+k+1 \end{aligned}$	None None None	1/2 1/2 1/2
BRNE BRCS BRCC BRSH	k k k k	Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower	$\begin{split} &\text{if } (Z=1) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (Z=0) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (C=1) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (C=0) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (C=0) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (C=0) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (C=1) \text{ then PC} \leftarrow PC+k+1 \end{split}$	None None None None None	1/2 1/2 1/2 1/2
BRNE BRCS BRCC BRSH BRLO BRMI	k k k k k	Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus	$\begin{split} &\text{if } (Z=1) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (Z=0) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (C=1) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (C=0) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (C=0) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (C=1) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (C=1) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (N=1) \text{ then PC} \leftarrow PC+k+1 \end{split}$	None None None None None None None None	1/2 1/2 1/2 1/2 1/2
BRNE BRCS BRCC BRSH BRLO BRMI BRPL	k k k k k	Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus	$\begin{split} &\text{if } (Z=1) \text{ then PC} \leftarrow PC+k+1\\ &\text{if } (Z=0) \text{ then PC} \leftarrow PC+k+1\\ &\text{if } (C=1) \text{ then PC} \leftarrow PC+k+1\\ &\text{if } (C=0) \text{ then PC} \leftarrow PC+k+1\\ &\text{if } (C=0) \text{ then PC} \leftarrow PC+k+1\\ &\text{if } (C=1) \text{ then PC} \leftarrow PC+k+1\\ &\text{if } (N=1) \text{ then PC} \leftarrow PC+k+1\\ &\text{if } (N=0) \text{ then PC} \leftarrow PC+k+1\\ &\text{if } (N=0) \text{ then PC} \leftarrow PC+k+1\\ \end{split}$	None None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE	k k k k k k k k k	Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed	$\begin{split} &\text{if } (Z=1) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (Z=0) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (C=1) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (C=1) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (C=0) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (C=0) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (C=1) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (N=1) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (N=0) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (N\oplus V=0) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (N\oplus V=0) \text{ then PC} \leftarrow PC+k+1 \\ \end{split}$	None None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE BRLT	k k k k k k k k k k	Branch if Equal  Branch if Not Equal  Branch if Carry Set  Branch if Carry Cleared  Branch if Same or Higher  Branch if Lower  Branch if Minus  Branch if Plus  Branch if Greater or Equal, Signed  Branch if Less Than Zero, Signed	$\begin{split} &\text{if } (Z=1) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (Z=0) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (C=1) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (C=1) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (C=0) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (C=0) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (C=1) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (N=1) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (N=0) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (N\oplus V=0) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (N\oplus V=1) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (N\oplus V=1) \text{ then PC} \leftarrow PC+k+1 \\ \end{split}$	None None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS	k k k k k k k k k k k	Branch if Equal  Branch if Not Equal  Branch if Carry Set  Branch if Carry Cleared  Branch if Same or Higher  Branch if Lower  Branch if Minus  Branch if Plus  Branch if Greater or Equal, Signed  Branch if Less Than Zero, Signed  Branch if Half Carry Flag Set	if $(Z = 1)$ then $PC \leftarrow PC + k + 1$ if $(Z = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(N = 1)$ then $PC \leftarrow PC + k + 1$ if $(N = 0)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$	None None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE BRLT	k k k k k k k k k k	Branch if Equal  Branch if Not Equal  Branch if Carry Set  Branch if Carry Cleared  Branch if Same or Higher  Branch if Lower  Branch if Minus  Branch if Plus  Branch if Greater or Equal, Signed  Branch if Less Than Zero, Signed	$\begin{split} &\text{if } (Z=1) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (Z=0) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (C=1) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (C=1) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (C=0) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (C=0) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (C=1) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (N=1) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (N=0) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (N\oplus V=0) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (N\oplus V=1) \text{ then PC} \leftarrow PC+k+1 \\ &\text{if } (N\oplus V=1) \text{ then PC} \leftarrow PC+k+1 \\ \end{split}$	None None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC ← PC + k + 1	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if $(V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRIE	k	Branch if Interrupt Enabled	if ( I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if ( I = 0) then PC ← PC + k + 1	None	1/2
BIT AND BIT-TEST	INSTRUCTIONS				
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	Rd(n) ← Rd(n+1), n=06	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	S	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	S	Flag Clear	SREG(s) ← 0	SREG(s)	1 1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	+	1
BLD SEC	Rd, b	Bit load from T to Register	Rd(b) ← T C ← 1	None C	1 1
CLC		Set Carry Clear Carry	C ← 0	C	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1 1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	1←1	1	1
CLI		Global Interrupt Disable	1←0	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	Т	1
CLT		Clear T in SREG	T ← 0	Т	1
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
DATA TRANSFER I		Clear Half Carry Flag in SREG			†
MOV	Rd, Rr	Clear Half Carry Flag in SREG  Move Between Registers	Rd ← Rr	None	1
MOV MOVW	Rd, Rr Rd, Rr	Clear Half Carry Flag in SREG  Move Between Registers  Copy Register Word	$Rd \leftarrow Rr$ $Rd+1:Rd \leftarrow Rr+1:Rr$	None None	1 1
MOV MOVW LDI	Rd, Rr Rd, Rr Rd, K	Clear Half Carry Flag in SREG  Move Between Registers  Copy Register Word  Load Immediate	$Rd \leftarrow Rr$ $Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$	None None None	1 1 1
MOV MOVW LDI	Rd, Rr Rd, Rr Rd, K Rd, X	Clear Half Carry Flag in SREG  Move Between Registers  Copy Register Word  Load Immediate  Load Indirect	$Rd \leftarrow Rr$ $Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$	None None None	1 1 1 2
MOV MOVW LDI LD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+	Clear Half Carry Flag in SREG  Move Between Registers  Copy Register Word  Load Immediate  Load Indirect  Load Indirect and Post-Inc.	$Rd \leftarrow Rr$ $Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X+1$	None None None None None	1 1 1 2 2
MOV MOVW LDI LD LD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X	Clear Half Carry Flag in SREG  Move Between Registers  Copy Register Word  Load Immediate  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.	$Rd \leftarrow Rr$ $Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X+1$ $X \leftarrow X-1, Rd \leftarrow (X)$	None None None None None None None	1 1 1 2 2 2
MOV MOVW LDI LD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, -X	Clear Half Carry Flag in SREG  Move Between Registers  Copy Register Word  Load Immediate  Load Indirect  Load Indirect and Post-Inc.	$Rd \leftarrow Rr$ $Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X+1$ $X \leftarrow X-1, Rd \leftarrow (X)$ $Rd \leftarrow (Y)$	None None None None None None None None	1 1 1 2 2
MOV MOVW LDI LD LD LD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X	Clear Half Carry Flag in SREG  Move Between Registers  Copy Register Word  Load Immediate  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect	$Rd \leftarrow Rr$ $Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X+1$ $X \leftarrow X-1, Rd \leftarrow (X)$	None None None None None None None	1 1 1 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+	Clear Half Carry Flag in SREG  Move Between Registers  Copy Register Word  Load Immediate  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect  Load Indirect  Load Indirect  Load Indirect	$Rd \leftarrow Rr$ $Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X+1$ $X \leftarrow X \cdot 1, Rd \leftarrow (X)$ $Rd \leftarrow (Y), Y \leftarrow Y+1$	None None None None None None None None	1 1 1 2 2 2 2 2 2 2
MOV MOVW LDI LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y	Clear Half Carry Flag in SREG  Move Between Registers  Copy Register Word  Load Immediate  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect  Load Indirect  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.	$Rd \leftarrow Rr$ $Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X+1$ $X \leftarrow X-1, Rd \leftarrow (X)$ $Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y+1$ $Y \leftarrow Y-1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y+q)$	None None None None None None None None	1 1 1 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+	Clear Half Carry Flag in SREG  Move Between Registers  Copy Register Word  Load Immediate  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect  Load Indirect and Post-Inc.  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect with Displacement	$Rd \leftarrow Rr$ $Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X+1$ $X \leftarrow X-1, Rd \leftarrow (X)$ $Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y+1$ $Y \leftarrow Y-1, Rd \leftarrow (Y)$	None None None None None None None None	1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, -Y Rd, Z	Clear Half Carry Flag in SREG  Move Between Registers  Copy Register Word  Load Immediate  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect  Load Indirect and Post-Inc.  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect with Displacement  Load Indirect	$Rd \leftarrow Rr$ $Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X+1$ $X \leftarrow X-1, Rd \leftarrow (X)$ $Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y+1$ $Y \leftarrow Y-1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y+q)$ $Rd \leftarrow (Y+q)$	None None None None None None None None	1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, -Y Rd, Z Rd, Z Rd, Z	Clear Half Carry Flag in SREG  Move Between Registers  Copy Register Word  Load Immediate  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Load Indirect and Post-Inc.  Load Indirect with Displacement  Load Indirect and Post-Inc.	$Rd \leftarrow Rr$ $Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X+1$ $X \leftarrow X-1, Rd \leftarrow (X)$ $Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y+1$ $Y \leftarrow Y-1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y+q)$ $Rd \leftarrow (Z), Z \leftarrow Z+1$	None None None None None None None None	1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, -Y Rd, Z Rd, Z Rd, Z Rd, Z+ Rd, -Z	Clear Half Carry Flag in SREG  Move Between Registers  Copy Register Word  Load Immediate  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Load Indirect with Displacement  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.	$Rd \leftarrow Rr$ $Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X+1$ $X \leftarrow X-1, Rd \leftarrow (X)$ $Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y+1$ $Y \leftarrow Y-1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y+q)$ $Rd \leftarrow (Y-q)$ $Rd \leftarrow (Z-q)$	None None None None None None None None	1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, -Y Rd, Z Rd, Z Rd, Z Rd, Z+ Rd, -Z Rd, Z+q	Clear Half Carry Flag in SREG  Move Between Registers  Copy Register Word  Load Immediate  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Load Indirect with Displacement  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect with Displacement  Load Indirect and Pre-Dec.  Load Indirect with Displacement  Load Direct from SRAM  Store Indirect	$Rd \leftarrow Rr$ $Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X+1$ $X \leftarrow X-1, Rd \leftarrow (X)$ $Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y+1$ $Y \leftarrow Y-1, Rd \leftarrow (Y)$ $Rd \leftarrow (Z)$	None None None None None None None None	1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, -Y Rd, Z Rd, Z Rd, Z- Rd, Z- Rd, Z- Rd, Z- Rd, Z- Rd, X-	Move Between Registers Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect with Displacement Load Indirect and Pre-Dec. Load Indirect from SRAM Store Indirect Store Indirect and Post-Inc.	$Rd \leftarrow Rr$ $Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X+1$ $X \leftarrow X-1, Rd \leftarrow (X)$ $Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y+1$ $Y \leftarrow Y-1, Rd \leftarrow (Y)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z+q)$ $Rd \leftarrow (K)$ $(X) \leftarrow Rr$ $(X) \leftarrow Rr$ $(X) \leftarrow Rr$	None None None None None None None None	1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, -Y Rd, Z Rd, X+ Rd, X RT X+, Rr -X, Rr	Clear Half Carry Flag in SREG  Move Between Registers  Copy Register Word  Load Immediate  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Load Indirect with Displacement  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect sind Pre-Dec.  Load Indirect and Pre-Dec.  Store Indirect from SRAM  Store Indirect and Post-Inc.  Store Indirect and Pre-Dec.	$Rd \leftarrow Rr$ $Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X+1$ $X \leftarrow X-1, Rd \leftarrow (X)$ $Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y+1$ $Y \leftarrow Y-1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y+q)$ $Rd \leftarrow (Z), Z \leftarrow Z+1$ $Z \leftarrow Z-1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z+q)$ $Rd \leftarrow (X+q)$ $Rd \leftarrow$	None None None None None None None None	1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, Z Rd, X+ Rd, -Z Rd, Z Rd, X+ Rd, -X Rd, X Rr X+, Rr -X, Rr Y, Rr	Clear Half Carry Flag in SREG  Move Between Registers  Copy Register Word  Load Immediate  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Load Indirect with Displacement  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect sind Pre-Dec.  Load Indirect and Pre-Dec.  Store Indirect sind Post-Inc.  Store Indirect and Pre-Dec.  Store Indirect and Pre-Dec.	$Rd \leftarrow Rr$ $Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X+1$ $X \leftarrow X-1, Rd \leftarrow (X)$ $Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y+1$ $Y \leftarrow Y-1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y+q)$ $Rd \leftarrow (Z), Z \leftarrow Z+1$ $Z \leftarrow Z-1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z+1$ $Z \leftarrow Z-1, Rd \leftarrow (Z)$ $Rd \leftarrow (X+q)$ $Rd $	None None None None None None None None	1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+q Rd, Z Rd, Z Rd, Z Rd, Z- Rd, Z+ Rd, X- Rd, X+ Rd, -Z Rd, X-	Clear Half Carry Flag in SREG  Move Between Registers  Copy Register Word  Load Immediate  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Store Indirect and Post-Inc.  Store Indirect and Post-Inc.  Store Indirect and Pre-Dec.  Store Indirect and Pre-Dec.	$Rd \leftarrow Rr$ $Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X+1$ $X \leftarrow X-1, Rd \leftarrow (X)$ $Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y+1$ $Y \leftarrow Y-1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y+q)$ $Rd \leftarrow (Z), Z \leftarrow Z+1$ $Z \leftarrow Z-1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z+1$ $Z \leftarrow Z-1, Rd \leftarrow (Z)$ $Rd \leftarrow (X+q)$ $Rd $	None None None None None None None None	1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LS LD LD LS	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+q Rd, Z Rd, Z Rd, Z Rd, Z+ Rd, Z+ Rd, Z Rd, X+ Rd, -X Rd, Y+q Rd, Y+q Rd, C Rd, C+	Move Between Registers  Copy Register Word  Load Immediate  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Store Indirect and Post-Inc.  Store Indirect and Pre-Dec.  Store Indirect and Pre-Dec.  Store Indirect and Pre-Dec.  Store Indirect and Post-Inc.  Store Indirect and Post-Inc.  Store Indirect and Post-Inc.	$Rd \leftarrow Rr$ $Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X+1$ $X \leftarrow X-1, Rd \leftarrow (X)$ $Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y+1$ $Y \leftarrow Y-1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y+q)$ $Rd \leftarrow (Z), Z \leftarrow Z+1$ $Z \leftarrow Z-1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z+1$ $Z \leftarrow Z-1, Rd \leftarrow (Z)$ $Rd \leftarrow (X+q)$ $Rd $	None None None None None None None None	1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD LD LS ST ST ST ST STD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+q Rd, Z Rd, Z+ Rd, Z- Rd, Z- Rd, Z- Rd, Z- Rd, X- Rd, X- Rd, Y- Rd, Y+ Rd, Y- Rd, X- Rd, X	Move Between Registers  Copy Register Word  Load Immediate  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Load Indirect with Displacement  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Store Indirect Store Indirect and Pre-Dec.	$Rd \leftarrow Rr$ $Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X+1$ $X \leftarrow X-1, Rd \leftarrow (X)$ $Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y+1$ $Y \leftarrow Y-1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y+q)$ $Rd \leftarrow (Z), Z \leftarrow Z+1$ $Z \leftarrow Z-1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (X+q)$ $Rd \leftarrow ($	None None None None None None None None	1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD LD LS ST	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X Rd, Y Rd, Y Rd, Y Rd, Y Rd, Y Rd, Y Rd, Z Rd, Z Rd, Z Rd, Z Rd, Z Rd, Z Rd, X Rd, X RT X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Z, Rr	Clear Half Carry Flag in SREG  Move Between Registers  Copy Register Word  Load Immediate  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect with Displacement  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Store Indirect and Post-Inc.  Store Indirect and Post-Inc.  Store Indirect and Pre-Dec.	$Rd \leftarrow Rr$ $Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X+1$ $X \leftarrow X-1, Rd \leftarrow (X)$ $Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y+1$ $Y \leftarrow Y-1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y+q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z+1$ $Z \leftarrow Z-1, Rd \leftarrow (Z)$ $Rd \leftarrow (K+q)$ $Rd \leftarrow ($	None None None None None None None None	1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LS ST	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X Rd, Y Rd, Y Rd, Y Rd, Y Rd, Y Rd, Y+q Rd, Z Rd, Z Rd, Z Rd, Z+q Rd, Z Rd, Z+q Rd, K X, Rr X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Z, Rr Z+, Rr Z+, Rr Z+, Rr	Move Between Registers Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec.	$\begin{array}{c} Rd \leftarrow Rr \\ Rd+1:Rd \leftarrow Rr+1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X+1 \\ X \leftarrow X-1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (X), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (X) \\ Rd \leftarrow (X) \\ Rd \leftarrow (X) \leftarrow (X) \\ Rd \leftarrow (X) \\ Rd \leftarrow (X) \leftarrow (X) \leftarrow (X) \\ Rd \leftarrow (X) \leftarrow (X) \leftarrow (X) \leftarrow (X) \\ Rd \leftarrow (X) \leftarrow (X) \leftarrow (X) \leftarrow (X) \leftarrow (X) \\ Rd \leftarrow (X) \\ Rd \leftarrow (X) \leftarrow $	None None None None None None None None	1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LS ST	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, -Y Rd, Z Rd, Z+ Rd, Z- Rd, Z+ Rd, Z- Rd, X+, Rr X+, Rr -X, Rr Y, Rr Y+, Rr -Y, Rr Z+, Rr Z+, Rr Z+, Rr Z+, Rr Z+, Rr Z-, Rr	Clear Half Carry Flag in SREG  Move Between Registers  Copy Register Word  Load Immediate  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Load Indirect with Displacement  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect with Displacement  Load Indirect and Pre-Dec.  Load Indirect with Displacement  Store Indirect and Pre-Dec.  Store Indirect and Post-Inc.  Store Indirect and Pre-Dec.	$\begin{array}{c} Rd \leftarrow Rr \\ Rd+1:Rd \leftarrow Rr+1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X+1 \\ X \leftarrow X \cdot 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y \cdot 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z \cdot 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z \cdot 1, Rd \leftarrow (Z) \\ Rd \leftarrow (X), Z \leftarrow Z+1 \\ Z \leftarrow Z \cdot 1, Rd \leftarrow (X) \\ Rd \leftarrow (X), Z \leftarrow Z+1 \\ Z \leftarrow Z \cdot 1, Rd \leftarrow (X) \\ Rd \leftarrow (X) \leftarrow (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Z) \leftarrow Rr \\$	None None None None None None None None	1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, -Y Rd, Z Rd, Z+ Rd, -Z Rd, Z+ Rd, Z+ Rd, -Z Rd, X+, Rr -X, Rr Y, Rr -Y, Rr -Y, Rr Z+, Rr Z+, Rr Z+, Rr Z+, Rr Z+, Rr Z+, Rr Z+q, Rr	Clear Half Carry Flag in SREG  Move Between Registers  Copy Register Word  Load Immediate  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect with Displacement  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect with Displacement  Load Direct from SRAM  Store Indirect  Store Indirect and Pre-Dec.  Store Indirect and Post-Inc.  Store Indirect and Post-Inc.  Store Indirect and Post-Inc.  Store Indirect and Post-Inc.  Store Indirect and Pre-Dec.  Store Indirect and Pre-Dec.	$\begin{array}{c} Rd \leftarrow Rr \\ Rd+1:Rd \leftarrow Rr+1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X+1 \\ X \leftarrow X \cdot 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y \cdot 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z \cdot 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z \cdot 1, Rd \leftarrow (Z) \\ Rd \leftarrow (X), Z \leftarrow Z+1 \\ Z \leftarrow Z \cdot 1, Rd \leftarrow (Z) \\ Rd \leftarrow (X), Z \leftarrow Z+1 \\ Z \leftarrow Z \cdot 1, Rd \leftarrow (Z) \\ Rd \leftarrow (X), Z \leftarrow Z+1 \\ Z \leftarrow Z \cdot 1, Rd \leftarrow (Z) \\ Rd \leftarrow (X), Z \leftarrow Z+1 \\ Z \leftarrow Z \cdot 1, Rd \leftarrow (Z) \\ Rd \leftarrow (X), Z \leftarrow Z+1 \\ Z \leftarrow Z \cdot 1, Rd \leftarrow (Z) \\ Rd \leftarrow (X), Z \leftarrow Z+1 \\ Z \leftarrow Z \cdot 1, Z \leftarrow Z+1 \\ Z \leftarrow Z \leftarrow $	None None None None None None None None	1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD S ST S	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, -Y Rd, Z Rd, Z+ Rd, Z- Rd, Z+ Rd, Z- Rd, X+, Rr X+, Rr -X, Rr Y, Rr Y+, Rr -Y, Rr Z+, Rr Z+, Rr Z+, Rr Z+, Rr Z+, Rr Z-, Rr	Clear Half Carry Flag in SREG  Move Between Registers  Copy Register Word  Load Immediate  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Load Indirect with Displacement  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Store Indirect and Post-Inc.  Store Indirect and Post-Inc.  Store Indirect and Pre-Dec.  Store Indirect and Post-Inc.  Store Indirect and Post-Inc.  Store Indirect and Pre-Dec.	$\begin{array}{c} Rd \leftarrow Rr \\ Rd+1:Rd \leftarrow Rr+1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X+1 \\ X \leftarrow X \cdot 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y \cdot 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z \cdot 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z \cdot 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z \cdot 1, Rd \leftarrow (Z) \\ Rd \leftarrow (X) \leftarrow (X) \leftarrow (X) \\ Rd \leftarrow (X) \leftarrow (X) \leftarrow (X) \leftarrow (X) \\ Rd \leftarrow (X) \leftarrow (X) \leftarrow (X) \leftarrow (X) \leftarrow (X) \\ Rd \leftarrow (X) \leftarrow (X)$	None None None None None None None None	1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD S ST S	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+q Rd, Z- Rd, Z- Rd, Z- Rd, Z- Rd, Z- Rd, X- RT X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Z-Rr Z-Rr Z-Rr Z-Rr K, Rr	Clear Half Carry Flag in SREG  Move Between Registers  Copy Register Word  Load Immediate  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect with Displacement  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect with Displacement  Load Direct from SRAM  Store Indirect  Store Indirect and Pre-Dec.  Store Indirect and Post-Inc.  Store Indirect and Post-Inc.  Store Indirect and Post-Inc.  Store Indirect and Post-Inc.  Store Indirect and Pre-Dec.  Store Indirect and Pre-Dec.	$\begin{array}{c} Rd \leftarrow Rr \\ Rd+1:Rd \leftarrow Rr+1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X+1 \\ X \leftarrow X \cdot 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y \cdot 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z \cdot 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z \cdot 1, Rd \leftarrow (Z) \\ Rd \leftarrow (X), Z \leftarrow Z+1 \\ Z \leftarrow Z \cdot 1, Rd \leftarrow (Z) \\ Rd \leftarrow (X), Z \leftarrow Z+1 \\ Z \leftarrow Z \cdot 1, Rd \leftarrow (Z) \\ Rd \leftarrow (X), Z \leftarrow Z+1 \\ Z \leftarrow Z \cdot 1, Rd \leftarrow (Z) \\ Rd \leftarrow (X), Z \leftarrow Z+1 \\ Z \leftarrow Z \cdot 1, Rd \leftarrow (Z) \\ Rd \leftarrow (X), Z \leftarrow Z+1 \\ Z \leftarrow Z \cdot 1, Rd \leftarrow (Z) \\ Rd \leftarrow (X), Z \leftarrow Z+1 \\ Z \leftarrow Z \cdot 1, Z \leftarrow Z+1 \\ Z \leftarrow Z \leftarrow $	None None None None None None None None	1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD S ST S	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, -Y Rd, Z Rd, Z+ Rd, -Z Rd, Z+ Rd, Z+ Rd, -Z Rd, X+, Rr -X, Rr Y, Rr -Y, Rr -Y, Rr Z+, Rr Z+, Rr Z+, Rr Z+, Rr Z+, Rr Z+, Rr Z+q, Rr	Move Between Registers  Copy Register Word  Load Immediate  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Store Indirect and Post-Inc.  Store Indirect and Post-Inc.  Store Indirect and Pre-Dec.  Store Indirect and Post-Inc.  Store Indirect and Post-Inc.  Store Indirect and Pre-Dec.	$\begin{array}{c} Rd \leftarrow Rr \\ Rd+1:Rd \leftarrow Rr+1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X+1 \\ X \leftarrow X-1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (X) \leftarrow (X) \leftarrow (X) \\ Rd \leftarrow (X) \leftarrow (X) \leftarrow (X) \leftarrow (X) \\ Rd \leftarrow (X) \leftarrow (X) \leftarrow (X) \leftarrow (X) \leftarrow (X) \\ Rd \leftarrow (X) \leftarrow (X) \leftarrow (X) \leftarrow (X) \leftarrow (X) \\ Rd \leftarrow (X) \\ Rd \leftarrow (X) \leftarrow $	None None None None None None None None	1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD S ST S	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+q Rd, Z- Rd, Z- Rd, Z- Rd, Z- Rd, Z- Rd, X- RT X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Z+q, Rr Rd, Z	Clear Half Carry Flag in SREG  Move Between Registers  Copy Register Word  Load Immediate  Load Indirect  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Load Indirect and Pre-Dec.  Store Indirect and Pre-Dec.	$Rd \leftarrow Rr$ $Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X+1$ $X \leftarrow X-1, Rd \leftarrow (X)$ $Rd \leftarrow (Y)$ $Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y+1$ $Y \leftarrow Y-1, Rd \leftarrow (Y)$ $Rd \leftarrow (Z), Z \leftarrow Z+1$ $Z \leftarrow Z-1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z+1$ $Z \leftarrow Z-1, Rd \leftarrow (Z)$ $Rd \leftarrow (X), Z \leftarrow X+1$ $X \leftarrow X-1, (X) \leftarrow Rr$ $(X) \leftarrow Rr$ $(X) \leftarrow Rr, X \leftarrow X+1$ $X \leftarrow X-1, (X) \leftarrow Rr$ $(Y) \leftarrow Rr$ $(Z) \leftarrow Rr$ $(Z) \leftarrow Rr$ $(Z) \leftarrow Rr$ $(Z) \leftarrow Rr$ $(Z \leftarrow Z-1, (Z) \leftarrow Rr$ $(Z+q) \leftarrow Rr$ $(K) \leftarrow Rr$	None None None None None None None None	1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2





Mnemonics	Operands	Description	Operation	Flags	#Clocks
ELPM	Rd, Z+	Extended Load Program Memory	$Rd \leftarrow (RAMPZ:Z), RAMPZ:Z \leftarrow RAMPZ:Z+1$	None	3
SPM		Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
MCU CONTROL IN	STRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A

Note: EICALL and EIJMP do not exist in ATmega640/1280/1281.

ELPM does not exist in ATmega640.

## **Ordering Information**

## ATmega640

Speed (MHz) <sup>(2)</sup>	Power Supply	Ordering Code	Package <sup>(1)(3)</sup>	Operation Range
8	1.8 - 5.5V	ATmega640V-8AU	100A	Industrial (-40°C to 85°C)
16	2.7 - 5.5V	ATmega640-16AU	100A	Industrial (-40°C to 85°C)

Notes:

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. See "Maximum speed vs. V<sub>CC</sub>" on page 361.
- 3. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

	Package Type							
64A	64-Lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)							
64M2	64-pad, 9 x 9 x 1.0 mm Body, Lead Pitch 0.50 mm, 7.65 mm Exposed Pad, Quad Flat No-lead/Micro Lead Frame Package (QFN/MLF)							
100A	100-Lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)							





## ATmega1281

Speed (MHz) <sup>(2)</sup>	Power Supply	Ordering Code	Package <sup>(1)(3)</sup>	Operation Range
8	1.8 - 5.5V	ATmega1281V-8AU ATmega1281V-8MU	64A 64M2	Industrial (-40°C to 85°C)
16	2.7 - 5.5V	ATmega1281-16AU <sup>(3)</sup> ATmega1281-16MU <sup>(3)</sup>	64A 64M2	Industrial (-40°C to 85°C)

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
  - 2. See "Maximum speed vs. V<sub>CC</sub>" on page 361.
  - 3. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

	Package Type				
64A	64A 64-Lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)				
64M2	64-pad, 9 x 9 x 1.0 mm Body, Lead Pitch 0.50 mm, 7.65 mm Exposed Pad, Quad Flat No-lead/Micro Lead Frame Package (QFN/MLF)				
100A	100-Lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)				

## ATmega1280

Speed (MHz) <sup>(2)</sup>	Power Supply	Ordering Code	Package <sup>(1)(3)</sup>	Operation Range
8	1.8 - 5.5V	ATmega1280V-8AU	100A	Industrial (-40°C to 85°C)
16	2.7 - 5.5V	ATmega1280-16AU	100A	Industrial (-40°C to 85°C)

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

  - See "Maximum speed vs. V<sub>CC</sub>" on page 361.
     Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

	Package Type				
64A	64A 64-Lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)				
64M2	64-pad, 9 x 9 x 1.0 mm Body, Lead Pitch 0.50 mm, 7.65 mm Exposed Pad, Quad Flat No-lead/Micro Lead Frame Package (QFN/MLF)				
100A	100-Lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)				





## ATmega2561

Speed (MHz) <sup>(2)</sup>	Power Supply	Ordering Code	Package <sup>(1)(3)</sup>	Operation Range
8	1.8 - 5.5V	ATmega2561V-8AU ATmega2561V-8MU	64A 64M2	Industrial (-40°C to 85°C)
16	2.7 - 5.5V	ATmega2561-16AU ATmega2561-16MU <sup>(3)</sup>	64A 64M2	Industrial (-40°C to 85°C)

Notes:

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. See "Maximum speed vs. V<sub>CC</sub>" on page 361.
- 3. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

	Package Type				
64A	64A 64-Lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)				
64M2	64-pad, 9 x 9 x 1.0 mm Body, Lead Pitch 0.50 mm, 7.65 mm Exposed Pad, Quad Flat No-lead/Micro Lead Frame Package (QFN/MLF)				
100A	100-Lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)				

## ATmega2560

Speed (MHz) <sup>(2)</sup>	Power Supply	Ordering Code	Package <sup>(1)(3)</sup>	Operation Range
8	1.8 - 5.5V	ATmega2560V-8AU	100A	Industrial (-40°C to 85°C)
16	2.7 - 5.5V	ATmega2560-16AU <sup>(3)</sup>	100A	Industrial (-40°C to 85°C)

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
  - 2. See "Maximum speed vs.  $V_{\text{CC}}$ " on page 361.
  - 3. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.


	Package Type				
64A	64-Lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)				
64M2	64-pad, 9 x 9 x 1.0 mm Body, Lead Pitch 0.50 mm, 7.65 mm Exposed Pad, Quad Flat No-lead/Micro Lead Frame Package (QFN/MLF)				
100A	100-Lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)				





## **Packaging Information**

## 100A



## **COMMON DIMENSIONS**


(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	15.75	16.00	16.25	
D1	13.90	14.00	14.10	Note 2
Е	15.75	16.00	16.25	
E1	13.90	14.00	14.10	Note 2
В	0.17	_	0.27	
С	0.09	_	0.20	
L	0.45	_	0.75	
е	0.50 TYP			

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation AED.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.08 mm maximum.


10/5/2001



Ī	TITLE
l	100A, 100-lead, 14 x 14 mm Body Size, 1.0 mm Body Thickness,
l	0.5 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)

DRAWING NO.	REV.
100A	С

### 64A



#### **COMMON DIMENSIONS**

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
А	_	_	1.20	
A1	0.05	-	0.15	
A2	0.95	1.00	1.05	
D	15.75	16.00	16.25	
D1	13.90	14.00	14.10	Note 2
Е	15.75	16.00	16.25	
E1	13.90	14.00	14.10	Note 2
В	0.30	_	0.45	
С	0.09	_	0.20	
L	0.45	_	0.75	
е	0.80 TYP			

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation AEB.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.10 mm maximum.

10/5/2001




2325 Orchard Parkway San Jose, CA 95131 TITLE

64A, 64-lead, 14 x 14 mm Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)

DRAWING NO.	REV.
64A	В



### 64M2



### **Errata**

ATmega640 rev. A

No errata.

ATmega1280 rev. A

No errata.

ATmega1281 rev. A

No errata.

ATmega2560 rev. D

No errata.

ATmega2560 rev. C

No errata.

ATmega2560 rev. B

Not sampled.

### ATmega2560 rev. A

- · Non-Read-While-Write area of flash not functional
- Part does not work under 2.4 volts
- Incorrect ADC reading in differential mode
- Internal ADC reference has too low value
- IN/OUT instructions may be executed twice when Stack is in external RAM
- EEPROM read from application code does not work in Lock Bit Mode 3

#### 1. Non-Read-While-Write area of flash not functional

The Non-Read-While-Write area of the flash is not working as expected. The problem is related to the speed of the part when reading the flash of this area.

#### Problem Fix/Workaround

- Only use the first 248K of the flash.
- If boot functionality is needed, run the code in the Non-Read-While-Write area at maximum 1/4th of the maximum frequency of the device at any given voltage. This is done by writing the CLKPR register before entering the boot section of the code

#### 2. Part does not work under 2.4 volts

The part does not execute code correctly below 2.4 volts

#### Problem Fix/Workaround

Do not use the part at voltages below 2.4 volts.

#### 3. Incorrect ADC reading in differential mode

The ADC has high noise in differential mode. It can give up to 7 LSB error.

#### **Problem Fix/Workaround**

Use only the 7 MSB of the result when using the ADC in differential mode.





#### 4. Internal ADC reference has too low value

The internal ADC reference has a value lower than specified

#### Problem Fix/Workaround

- Use AVCC or external reference
- The actual value of the reference can be measured by applying a known voltage to the ADC when using the internal reference. The result when doing later conversions can then be calibrated.

#### 5. IN/OUT instructions may be executed twice when Stack is in external RAM

If either an IN or an OUT instruction is executed directly before an interrupt occurs and the stack pointer is located in external ram, the instruction will be executed twice. In some cases this will cause a problem, for example:

- If reading SREG it will appear that the I-flag is cleared.
- If writing to the PIN registers, the port will toggle twice.
- If reading registers with interrupt flags, the flags will appear to be cleared.

### **Problem Fix/Workaround**

There are two application work-arounds, where selecting one of them, will be omitting the issue:

- Replace IN and OUT with LD/LDS/LDD and ST/STS/STD instructions
- Use internal RAM for stack pointer.

### 6. EEPROM read from application code does not work in Lock Bit Mode 3

When the Memory Lock Bits LB2 and LB1 are programmed to mode 3, EEPROM read does not work from the application code.

#### Problem Fix/Workaround

Do not set Lock Bit Protection Mode 3 when the application code needs to read from EEPROM.

AIMeg	Ja2561	rev. i	J
-------	--------	--------	---

No errata.

ATmega2561 rev. C

No errata.

ATmega2561 rev. B

Not sampled.

#### ATmega2561 rev. A

- Non-Read-While-Write area of flash not functional
- · Part does not work under 2.4 Volts
- Incorrect ADC reading in differential mode
- Internal ADC reference has too low value
- IN/OUT instructions may be executed twice when Stack is in external RAM
- EEPROM read from application code does not work in Lock Bit Mode 3

#### 1. Non-Read-While-Write area of flash not functional

The Non-Read-While-Write area of the flash is not working as expected. The problem is related to the speed of the part when reading the flash of this area.

#### Problem Fix/Workaround

- Only use the first 248K of the flash.
- If boot functionality is needed, run the code in the Non-Read-While-Write area at maximum 1/4th of the maximum frequency of the device at any given voltage. This is done by writing the CLKPR register before entering the boot section of the code

#### 2. Part does not work under 2.4 volts

The part does not execute code correctly below 2.4 volts

#### **Problem Fix/Workaround**

Do not use the part at voltages below 2.4 volts.

#### 3. Incorrect ADC reading in differential mode

The ADC has high noise in differential mode. It can give up to 7 LSB error.

#### Problem Fix/Workaround

Use only the 7 MSB of the result when using the ADC in differential mode

#### 4. Internal ADC reference has too low value

The internal ADC reference has a value lower than specified

#### **Problem Fix/Workaround**

- Use AVCC or external reference
- The actual value of the reference can be measured by applying a known voltage to the ADC when using the internal reference. The result when doing later conversions can then be calibrated.

#### 5. IN/OUT instructions may be executed twice when Stack is in external RAM

If either an IN or an OUT instruction is executed directly before an interrupt occurs and the stack pointer is located in external ram, the instruction will be executed twice. In some cases this will cause a problem, for example:

- If reading SREG it will appear that the I-flag is cleared.
- If writing to the PIN registers, the port will toggle twice.
- If reading registers with interrupt flags, the flags will appear to be cleared.

#### Problem Fix/Workaround

There are two application workarounds, where selecting one of them, will be omitting the issue:

- Replace IN and OUT with LD/LDS/LDD and ST/STS/STD instructions
- Use internal RAM for stack pointer.

#### 6. EEPROM read from application code does not work in Lock Bit Mode 3

When the Memory Lock Bits LB2 and LB1 are programmed to mode 3, EEPROM read does not work from the application code.

#### Problem Fix/Workaround

Do not set Lock Bit Protection Mode 3 when the application code needs to read from EEPROM.





# Datasheet Revision History

Please note that the referring page numbers in this section are referring to this document. The referring revision in this section are referring to the document revision.

#### Rev. 2549C-09/05

- 1. Updated Speed Grade in section "Features (continued)" on page 2.
- 2. Added "Resources" on page 8.
- 3. Updated "Serial Peripheral Interface SPI" on page 189. In Slave mode, low and high period SPI clock must be larger than 2 CPU cycles.
- 4. Updated "Bit Rate Generator Unit" on page 239.
- 5. Updated "Maximum speed vs. V<sub>cc</sub>" on page 361.
- 6. Updated "Ordering Information" on page 17.
- 7. Updated "Packaging Information" on page 22. Package 64M1 replaced by 64M2.
- 8. Updated "Errata" on page 25.

#### Rev. 2549B-05/05

- 1. JTAG ID/Signature for ATmega640 updated: 0x9608.
- 2. Updated Table 40 on page 88.
- 3. Updated "Serial Programming Instruction set" on page 342.
- 4. Updated "Errata" on page 25.

### Rev. 2549A-03/05

1. Initial version.



## **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

#### Regional Headquarters

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

### **Atmel Operations**

#### Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18

Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0

Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine

BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2005. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, Everywhere You Are<sup>®</sup>, AVR Studio<sup>®</sup> and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

