

June 2009

# MM74HC595 8-Bit Shift Register with Output Latches

#### **Features**

- Low Quiescent current: 80μA Maximum (74HC Series)
- Low Input Current: 1µA Maximum
- 8-Bit Serial-In, Parallel-Out Shift Register with Storage
- Wide Operating Voltage Range: 2V–6V
- Cascadable
- Shift Register has Direct Clear
- Guaranteed Shift Frequency: DC to 30MHz

## Description

The MM74HC595 high-speed shift register utilizes advanced silicon-gate CMOS technology. This device possesses the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS-TTL loads.

This device contains an eight-bit serial-in, parallel-out, shift register that feeds an eight-bit D-type storage register. The storage register has eight 3-state outputs. Separate clocks are provided for both the shift register and the storage register. The shift register has a direct-overriding clear, serial input, and serial output (standard) pins for cascading. Both the shift register and storage register use positive-edge triggered clocks. If both clocks are connected together, the shift register state is one clock pulse ahead of the storage register.

The 74HC logic family is speed, function, and pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $V_{\text{CC}}$  and ground.

# **Ordering Information**

Part Number	Operating Temperature Range	© Eco Status	Package	Packing Method
MM74HC595M	-40 to +85°C	RoHS	16-Lead, Small Outline Integrated Circuit (SOIC),	Tubes
MM74HC595MX	-40 to +85°C	RoHS	JEDEC MS-012, 0.150 Inch Narrow	Tape and Reel
MM74HC595SJ	-40 to +85°C	RoHS	16-Lead, Small Outline Package (SOP), EIAJ	Tubes
MM74HC595SJX	-40 to +85°C	RoHS	TYPE II, 5.3mm Wide	Tape and Reel
MM74HC595MTC	-40 to +85°C	RoHS	16-Lead, Thin Shrink Small Outline Package	Tubes
MM74HC595MTCX	-40 to +85°C	RoHS	(TSSOP), JEDEC MO-153, 4.4mm Wide	Tape and Reel
MM74HC595N	-40 to +85°C	RoHS	16-Lead, Plastic Dual In-Line Package (PDIP), JEDEC MS-001, 0.300 Inch Wide	Tubes

For Fairchild's definition of Eco Status, please visit: <a href="http://www.fairchildsemi.com/company/green/rohs\_green.html">http://www.fairchildsemi.com/company/green/rohs\_green.html</a>.

# **Block Diagram**




Figure 1. Logic Diagram (Positive Logic)

# **Pin Configuration**




Figure 2. Pin Configuration

## **Pin Definitions**

Pin#	Name	Description				
1	Q <sub>B</sub>	Output Bit B				
2	Qc	Output Bit C				
3	$Q_D$	Output Bit D				
4	Q <sub>E</sub>	Output Bit E				
5	$Q_F$	Output Bit F				
6	Q <sub>G</sub>	Output Bit G				
7	$Q_{H}$	Output Bit H				
8	GND	Ground				
9	Q' <sub>H</sub>	Serial Data Output				
10	SCLR	Shift Register Clear				
11	SCK	Shift Register Clock Input				
12	RCK	Storage Register Clock Input				
13	G	Output Enable				
14	SER	Serial Data Input				
15	QA	Output Bit A				
16	V <sub>CC</sub>	Supply Voltage				

## **Truth Table**

RCK	SCK	SCLR	G	Function
Х	X	Х	Н	QA through Q <sub>H</sub> = 3-state
Х	Х	L	L	Shift register clocked; Q' <sub>H</sub> = 0
Х	1	Н	L	Shift register clocked; Q <sub>N</sub> = Q <sub>n-1</sub> , Q <sub>0</sub> = SER
1	X	Н	L	Contents of shift; register transferred to output latches

L = Logic Level LOW

H = Logic Level HIGH

X = Don't Care

↑ = Transition from LOW to HIGH level

# Absolute Maximum Ratings<sup>(1)</sup>

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Param	eter	Min.	Max.	Unit
V <sub>CC</sub>	Supply Voltage		-0.5	7.0	V
$V_{IN}$	DC Input Voltage	-1.5 to V <sub>CC+</sub>	1.5	V	
V <sub>OUT</sub>	DC Output Voltage	-0.5 to V <sub>CC+</sub>	0.5	V	
I <sub>IK</sub> , I <sub>OK</sub>	Clamp Diode Current			±20	mA
lout	DC Output Current, per Pin			±35	mA
Icc	DC VCC or GND Current, per Pin		±70	mA	
T <sub>STG</sub>	Storage Temperature Range		-65	+150	°C
В	Dower Discinstion	PDIP <sup>(2)</sup>		600	mW
P <sub>D</sub>	Power Dissipation	SOIC Package Only		500	IIIVV
TL	Lead Temperature			+260	°C
ESD	Electrostatic Discharge Capability	Human Body Model, JESD22-A114		4000	V

#### Notes:

- 1. Unless otherwise specified all voltages are referenced to ground.
- 2. Power dissipation temperature derating, plastic package (PDIP);12mW/°C from -65 to +85°C.

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol		Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	2	6	V	
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input or Output Voltage	0	Vcc	V	
T <sub>A</sub>	Operating Temperature Rai	-40	+85	°C	
		V <sub>CC</sub> =2.0V		1000	4
t <sub>R</sub> ,t <sub>F</sub> Input Rise and	Input Rise and Fall Times	V <sub>CC</sub> =4.5V		500	ns
		V <sub>CC</sub> =6.0V		400	

# Electrical Characteristics<sup>(3)</sup>

Symbol Parameter		eter Conditions		V <sub>cc</sub>	T <sub>A</sub> =2	:5°C	T <sub>A</sub> =-40 to 85°C	T <sub>A</sub> =-55 to 125°C	Units			
					Тур.	Gı	uaranteed I	Limits				
	Minimum HIGH			2.0V		1.50	1.50	1.50				
V <sub>IH</sub>	Level Input			4.5V		3.15	3.15	3.15	V			
	Voltage			6.0V		4.20	4.20	4.20				
	Minimum LOW			2.0V		0.50	0.50	0.50				
$V_{IL}$	Level Input			4.5V		1.35	1.35	1.35	V			
	Voltage			6.0V		1.80	1.80	1.80				
	Minimum HIGH			2.0V	2.00	1.90	1.90	1.90				
	Level Output	$V_{IN}=V_{IH}$ or $V_{IL}$	I <sub>OUT</sub>  ≤20μA	4.5V	4.50	4.40	4.40	4.40	V			
	Voltage			6.0V	6.00	5.90	5.90	5.90				
V <sub>OH</sub>	V <sub>OH</sub> Q' <sub>H</sub>	O'	/он о,	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OUT</sub>  ≤4.0mA	4.5V	4.20	3.98	3.84	3.70	V	
		VIN-VIH OI VIL	I <sub>OUT</sub>  ≤5.2mA	6.0V	5.20	5.48	5.34	5.20	V			
- //	0 46	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OUT</sub>  ≤6.0mA	4.5V	4.20	3.98	3.84	3.70	V			
	Q <sub>A</sub> through Q <sub>H</sub>		I <sub>OUT</sub>   ≤7.8mA	6.0V	5.70	5.48	5.34	5.20				
	Minimum LOW		· V <sub>IL</sub>   I <sub>OUT</sub>  ≤20μA	2.0V	0	0.10	0.10	0.10	V			
	Level Output	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>		4.5V	0	0.10	0.10	0.10				
	Voltage			6.0V	0	0.10	0.10	0.10				
V <sub>OL</sub>	Q' <sub>H</sub>	OL Q'H	0,	DL O'	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OUT</sub>  ≤4.0mA	4.5V	0.20	0.26	0.33	0.40	V
			VIN-VIH OI VIL	I <sub>OUT</sub>  ≤5.2mA	6.0V	0.20	0.26	0.33	0.40	v		
				\/ \/ ==\/	I <sub>OUT</sub>  ≤6.0mA	4.5V	0.20	0.26	0.33	0.40	.,	
	Q <sub>A</sub> through Q <sub>H</sub>	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OUT</sub>  ≤7.8mA	6.0V	0.20	0.26	0.33	0.40	V			
I <sub>IN</sub>	Maximum Input Output Leakage	V <sub>IN</sub> =V <sub>CC</sub> or GND		6.0V		±0.1	±1.0	±1.0	μA			
l <sub>OZ</sub>	Maximum 3- State Output Leakage	V <sub>OUT</sub> =V <sub>CC</sub> or GND	G=V <sub>IH</sub>	6.0V		±0.5	±5.0	±10	μA			
Icc	Maximum Quiescent Supply Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	Ι <sub>Ουτ</sub> =μΑ	6.0V		8.0	80	160	μA			

#### Note:

3. For a power supply of 5V  $\pm 10\%$ , the worst-case output voltages (V<sub>OH</sub>, and V<sub>OL</sub>) occur for HC at 4.5V. The 4.5V values should be used when designing with this supply. Worst-case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub> = 5.5V and 4.5V, respectively; V<sub>IH</sub> value at 5.5V is 3.85V. The worst-case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>OZ</sub>) occurs for CMOS at the higher voltage; so the 6.0V values should be used.

## **AC Electrical Characteristics**

 $V_{CC}$  = 5V,  $T_A$  = 25°C,  $t_r$  =  $t_f$  = 6ns.

Symbol	Parameter	Conditions	Тур.	Guaranteed Limit	Units
f <sub>MAX</sub>	Maximum Operating Frequency of SCK		50	30	MHz
	Maximum Propagation Delay, SCK to Q'H		12	20	
t <sub>PHL</sub> ,t <sub>PLH</sub>	Maximum Propagation Delay, RCK to $Q_A$ thru $Q'_H$	C <sub>L</sub> =45pF	18	30	ns
$t_{PZH}, t_{PZL}$	Maximum Output Enable Time from $\overline{G}$ to $Q_A$ thru $Q'_H$	$R_L$ =1k $\Omega$ , $C_L$ =45pF	17	28	ns
t <sub>PHZ</sub> ,t <sub>PLZ</sub>	Maximum Output Disable Time from $\overline{G}$ to $Q_A$ thru $Q'_H$	$R_L=1k\Omega, C_L=45pF$	15	25	ns
	Minimum Setup Time from SER to SCK			20	ns
ts	Minimum Setup Time from SCLR to SCK			20	ns
•5	Minimum Setup Time from SER to RCK <sup>(4)</sup>			40	ns
t <sub>H</sub>	Minimum Hold Time from SER to SCK			0	ns
t <sub>W</sub>	Minimum Pulse Width of SCK or RCK			16	ns

#### Note:

4. This setup time ensures the register will see stable data from the shift-register outputs. The clocks may be connected together in which case the storage register state will be one clock pulse behind the shift register.

## **Electrical Characteristics**

 $V_{CC}$  = 2.0–6.0V,  $C_L$  = 50pF,  $t_r$  =  $t_f$  =6ns unless otherwise specified.

Symbol	Parameter	Conditions	V <sub>cc</sub>	T <sub>A</sub> =2	25°C	T <sub>A</sub> =-40 to 85°C	T <sub>A</sub> =-55 to 125°C	Units	
				Тур.	Gı	Guaranteed Limits			
			2.0V	10.0	6.0	4.8	4.0		
$f_{MAX}$	Maximum Operating Frequency	C <sub>L</sub> =50pF	4.5V	45.0	30.0	24.0	20.0	ns	
	Troquentey		6.0V	50.0	35.0	28.0	24.0		
		C <sub>L</sub> =50pF	2.0V	58.0	210.0	235.0	315.0		
		C <sub>L</sub> =150pF	2.0V	83.0	294.0	367.0	441.0		
	Maximum Propagation	C <sub>L</sub> =50pF	4.5V	14.0	42.0	53.0	63.0	20	
	Delay, SCK to Q'H	C <sub>L</sub> =150pF	4.5V	17.0	58.0	74.0	88.0	ns	
		C <sub>L</sub> =50pF	6.0V	10.0	36.0	45.0	54.0		
		C <sub>L</sub> =150pF	C <sub>L</sub> =150pF 6.0V 14.0 50.0		63.0	76.0			
		C <sub>L</sub> =50pF	2.0V	70.0	175.0	220.0	265.0	265.0	
$t_{PHL}, t_{PLH}$		C <sub>L</sub> =150pF	2.0V	105.0	245.0	306.0	368.0	- ns	
	Maximum Propagation	C <sub>L</sub> =50pF	4.5V	21.0	35.0	44.0	53.0		
	Delay, RCK to QA thru Q'H	C <sub>L</sub> =150pF	4.5V	28.0	49.0	61.0	74.0		
		C <sub>L</sub> =50pF	6.0V	18.0	30.0	37.0	45.0		
		C <sub>L</sub> =150pF	6.0V	26.0	42.0	53.0	63.0		
	Maximum Dranagation		2.0V		175.0	221.0	261.0		
	Maxim <u>um Pr</u> opagation Delay, SCLR to Q' <sub>H</sub>		4.5V		35.0	44.0	52.0	ns	
	,,		6.0V		30.0	37.0	44.0		
		$R_L=1k\Omega$	2.0V	75.0	175.0	220.0	265.0		
		$C_L=150pF$	2.0V	100.0	245.0	306.0	368.0		
t t	Maximum Output Enable	C <sub>L</sub> =50pF	4.5V	15.0	35.0	44.0	53.0	ne	
t <sub>PZH</sub> ,t <sub>PZL</sub>	Time from G to Q <sub>A</sub> thru Q' <sub>H</sub>	C <sub>L</sub> =150pF	4.5V	20.0	49.0	61.0	74.0	ns	
		C <sub>L</sub> =50pF	6.0V	13.0	30.0	37.0	45.0		
		C <sub>L</sub> =150pF	6.0V	17.0	42.0	53.0	63.0		
	Mariana Ordand Disable		2.0V	75.0	175.0	220.0	265.0	_	
t <sub>PHZ</sub> ,t <sub>PLZ</sub>	Maximum Output Disable Time from G to Q <sub>A</sub> thru Q' <sub>H</sub>	$R_L$ =1 $k\Omega$ , $C_L$ =50 $pF$	4.5V	15.0	35.0	44.0	53.0	ns	
	The state of the s		6.0V	13.0	30.0	37.0	45.0		

Continued on the following page...

## **Electrical Characteristics**

 $V_{CC}$  = 2.0-6.0V,  $C_L$  = 50pF,  $t_r$  =  $t_f$  =6ns unless otherwise specified.

Symbol	Parameter	Conditions	V <sub>cc</sub>	T <sub>A</sub> =25°C		T <sub>A</sub> =-40 to 85°C	T <sub>A</sub> =-55 to 125°C	Units
				Тур.	Typ. Guaranteed Limits			
			2.0V		100	125	150	
ts	Minimum Setup Time from SER to SCK	$R_L=1k\Omega$ , $C_L=50pF$	4.5V		20	25	30	ns
	OLIVIO COIV		6.0V		17	21	25	
			2.0V		50	63	75	
$t_R$	Minimum Removal Time from SCLR to SCK		4.5V		10	13	15	ns
	Hom Golf to Golf		6.0V		9	11	13	
			2.0V		100	125	150	
$t_S$	Minimum Setup Time from SCK to RCK		4.5V		20	25	30	ns
			6.0V		17	21	26	
- /			2.0V		5	5	5	ns
t <sub>H</sub>	Minimum Hold Time from SER to SCK		4.5V		5	5	5	
			6.0V		5	5	5	
	Afficiant D. Lou MC III of		2.0V	30	80	100	120	ns
$t_W$	Minimum Pulse Width of SCK or SCLR		4.5V	9	16	20	24	
			6.0V	8	14	18	22	
			2.0V		1000	1000	1000	
$t_{R}, t_{F}$	Maximum Input Rise and Fall Time, Clock		4.5V		500	500	500	ns
	,,		6.0V		400	400	400	
	Marian Control Discount		2.0V	25	60	75	90	
	Maximum Output Rise and Fall Time Q <sub>A</sub> -Q <sub>H</sub>		4.5V	7	12	15	18	ns
	7 M M M M M M M M M M M M M M M M M M M		6.0V	6	10	13	15	
t <sub>THL</sub> ,t <sub>TLH</sub>			2.0V		75	95	110	
	Maximum Output Rise and Fall Time Q'H		4.5V		15	19	22	ns
	Tall Time Q		6.0V		13	16	19	
$C_PD$	Power Dissipation Capacitance, Outputs	G=V <sub>CC</sub>		90				pF
OPD	Enabled <sup>(5)</sup>	G=GND		150				ρ,
C <sub>IN</sub>	Maximum Input Capacitance			5	10	10	10	pF
C <sub>OUT</sub>	Maximum Output Capacitance			15	20	20	20	pF

### Note:

C<sub>PD</sub> determines the no load dynamic power consumption, P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup>f + I<sub>CC</sub> V<sub>CC</sub>, and the no load dynamic current consumption, I<sub>S</sub> = C<sub>PD</sub> V<sub>CC</sub>f + I<sub>CC</sub>.

# **Timing Diagram**




Figure 3. Timing Diagram

#### Note:

6. XXX Implies that the output is in 3-state mode.

## **Physical Dimensions**




Figure 4. 16-Lead, Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Inch Narrow

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.

## **Physical Dimensions**




Figure 5. 16-Lead, Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/packaging/">http://www.fairchildsemi.com/packaging/</a>.





Figure 6. 16-Lead, Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/packaging/">http://www.fairchildsemi.com/packaging/</a>.

## **Physical Dimensions**



**NOTES: UNLESS OTHERWISE SPECIFIED** 

- A THIS PACKAGE CONFORMS TO JEDEC MS-001 VARIATION BB
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR PROTRUSIONS
- D) CONFORMS TO ASME Y14.5M-1994
- E) DRAWING FILE NAME: N16EREV1

Figure 7. 16-Lead, Plastic Dual In-Line Package (PDIP), JEDEC MS-001, 0.300 Inch Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/packaging/">http://www.fairchildsemi.com/packaging/</a>.





#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Auto-SPM™ Build it Now™ CorePLUS™ CorePOWER™

CROSSVOLT™ CTL™ Current Transfer Logic™ EcoSPARK<sup>®</sup> EfficentMax™ EZSWTCH™\*

Fairchild® Fairchild Semiconductor® FACT Quiet Series™ FACT®

FAST® FastvCore™ FETBench™ FlashWriter®\* E-PES™ FRFET®

Global Power Resource<sup>sм</sup> Green FPS™ Green FPS™ e-Series™

Gmax™ GTO™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™

MicroFET™ MicroPak™ MillerDrive™ MotionMax™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR®

PDP SPM™ Power-SPM™ PowerTrench® PowerXS\*\*

Programmable Active Droop™

OFFT QSTM

> Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™ SmartMax™

SMART START™ SPM® STEALTH™ SuperFET\*\* SuperSOT™3 SuperSOT™6 SuperSOT™-8 SupreMOS™ SyncFET™

Sync-Lock™ SYSTEM ® The Power Franchise®



TinyBoost™ TinyBuck™ TinyLogic® TINYOPTO\*\* TinyPower™ TinyPVVM™ TinyWire™ TriFault Detect™ TRUECURRENT\*\*\* uSerDes™

UHC<sup>®</sup> Ultra FRFET™ UniFET™ VCX™ VisualMax™ XS™

\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HERBIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are 2. A critical component in any component of a life support, device, or intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
  - system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com,

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors

#### PRODUCT STATUS DEFINITIONS

Definition of Terms	Definition of Terms						
Datasheet Identification	Product Status	Definition					
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.					
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.					
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.					
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.					

Rev. 140

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# Fairchild Semiconductor:

MM74HC595MTCX MM74HC595M MM74HC595MTC MM74HC595SJ MM74HC595SJX MM74HC595MX