TABLE 9-2 PIC16FXX INSTRUCTION SET

Mnemo		Description	Cycles		14-Bit	Opcode	9	Status	Notes
Operan	nds			MSb			LSb	Affected	
		BYTE-ORIENTED FILE REGIS	TER OPE	RATIO	NS				
ADDWF	f, d	Add W and f	1	0.0	0111		ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	0.0	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	0.0	0001	lfff	ffff	Z	24
CLRW	-	Clear W	1	0.0	0001	0xxx	XXXX	Z	
COMF	f, d	Complement f	1	0.0	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	0.0	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	0.0	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	0.0	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	0.0	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	0.0	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	0.0	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	0.0	0000	lfff	ffff		4
NOP	-	No Operation	1	0.0	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	0.0	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	0.0	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	0.0	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	0.0	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
		BIT-ORIENTED FILE REGIST	ER OPER	RATION	NS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1(2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
		LITERAL AND CONTROL	OPERAT	IONS					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	0.0	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	0.0	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	0.0	0000	0000	1000		
SLEEP	-	Go into standby mode	1	0.0	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

- Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
 - 2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.
 - 3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is
 - 4: Die unterstrichenen Zeichen bei CLRF und MOVWF sind keine l (L) sondern 1 (eins)

DS30430C-page 56

□ 1998 Microchip Technology Inc.



PIC16F8X

18-pin Flash/EEPROM 8-Bit Microcontrollers

Devices Included in this Data Sheet:

- PIC16F83
- PIC16F84
- PIC16CR83
- PIC16CR84
- Extended voltage range devices available (PIC16LF8X, PIC16LCR8X)

High Performance RISC CPU Features:

- · Only 35 single word instructions to learn
- All instructions single cycle except for program branches which are two-cycle
- Operating speed: DC 10 MHz clock input
 DC 400 ns instruction cycle


Device	Program Memory (words)		Data EEPROM (bytes)	Max. Freq (MHz)
PIC16F83	512 Flash	36	64	10
PIC16F84	1 K Flash	68	64	10
PIC16CR83	512 ROM	36	64	10
PIC16CR84	1 K ROM	68	64	10

- 14-bit wide instructions
- · 8-bit wide data path
- · 15 special function hardware registers
- · Eight-level deep hardware stack
- · Direct, indirect and relative addressing modes
- · Four interrupt sources:
- External RB0/INT pin
- TMR0 timer overflow
- PORTB<7:4> interrupt on change
- Data EEPROM write complete
- 1000 erase/write cycles Flash program memory
- 10,000,000 erase/write cycles EEPROM data memon/
- · EEPROM Data Retention > 40 years

Peripheral Features:

- 13 I/O pins with individual direction control
- · High current sink/source for direct LED drive
- 25 mA sink max. per pin
- 20 mA source max. per pin
- TMR0: 8-bit timer/counter with 8-bit programmable prescaler

Pin Diagrams



Special Microcontroller Features:

- In-Circuit Serial Programming (ICSP™) via two pins (ROM devices support only Data EEPROM programming)
- · Power-on Reset (POR)
- · Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- · Code-protection
- · Power saving SLEEP mode
- · Selectable oscillator options

CMOS Flash/EEPROM Technology:

- · Low-power, high-speed technology
- · Fully static design
- · Wide operating voltage range:
- Commercial: 2.0V to 6.0V
- Industrial: 2.0V to 6.0V
- · Low power consumption:
- < 2 mA typical @ 5V, 4 MHz
- 15 ∝A typical @ 2V, 32 kHz
- < 1 ∞A typical standby current @ 2V

Änderungen und Ergänzungen wurden rot gekennzeichnet! Letzte Änderung: 12.04.2021

□ 1998 Microchip Technology Inc. DS30430C-page 1

PIC16CXX devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register), and the other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

A simplified block diagram for the PIC16F8X is shown in Figure 3-1, its corresponding pin description is shown in Table 3-1.




FIGURE 3-1: PIC16F8X BLOCK DIAGRAM

DS30430C-page 8

□ 1998 Microchip Technology Inc.

PIC16F8X

3.1 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2.


3.2 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g.goto) then two cycles are required to complete the instruction (Example 3-1).


A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

FIGURE 3-2: CLOCK/INSTRUCTION CYCLE



EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

4.0 MEMORY ORGANIZATION

There are two memory blocks in the PIC16F8X. These are the program memory and the data memory. Each block has its own bus, so that access to each block can occur during the same oscillator cycle.

The data memory can further be broken down into the general purpose RAM and the Special Function Registers (SFRs). The operation of the SFRs that control the "core" are described here. The SFRs used to control the peripheral modules are described in the section discussing each individual peripheral module.

The data memory area also contains the data EEPROM memory. This memory is not directly mapped into the data memory, but is indirectly mapped. That is, an indirect address pointer specifies the address of the data EEPROM memory to read/write. The 64 bytes of data EEPROM memory have the address range 0h-3Fh. More details on the EEPROM memory can be found in Section 7.0.

4.1 Program Memory Organization

The PIC16FXX has a 13-bit program counter capable of addressing an 8K x 14 program memory space. For the PIC16F83 and PIC16CR83, the first 512×14 (0000h-01FFh) are physically implemented (Figure 4-1). For the PIC16F84 and PIC16CR84, the first 1K x 14 (0000h-03FFh) are physically implemented (Figure 4-2). Accessing a location above the physically implemented address will cause a wraparound. For example, for the PIC16F84 locations 20h, 420h, 820h, C20h, 1020h, 1420h, 1820h, and 1C20h will be the same instruction.

The reset vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 4-1: PROGRAM MEMORY MAP AND STACK - PIC16F83/CR83





FIGURE 4-2: PROGRAM MEMORY MAP AND STACK - PIC16F84/CR84



□ 1998 Microchip Technology Inc. DS30430C-page 11

PIC16F8X

4.2 <u>Data Memory Organization</u>

The data memory is partitioned into two areas. The first is the Special Function Registers (SFR) area, while the second is the General Purpose Registers (GPR) area. The SFRs control the operation of the device.

Portions of data memory are banked. This is for both the SFR area and the GPR area. The GPR area is banked to allow greater than 116 bytes of general purpose RAM. The banked areas of the SFR are for the registers that control the peripheral functions. Banking requires the use of control bits for bank selection. These control bits are located in the STATUS Register. Figure 4-1 and Figure 4-2 show the data memory map organization.

Instructions MOVWF and MOVF can move values from the W register to any location in the register file ("F"), and vice-versa.

The entire data memory can be accessed either directly using the absolute address of each register file or indirectly through the File Select Register (FSR) (Section 4.5). Indirect addressing uses the present value of the RP1:RP0 bits for access into the banked areas of data memory.

Data memory is partitioned into two banks which contain the general purpose registers and the special function registers. Bank 0 is selected by clearing the RP0 bit (STATUS<5>). Setting the RP0 bit selects Bank 1. Each Bank extends up to 7Fh (128 bytes). The first twelve locations of each Bank are reserved for the Special Function Registers. The remainder are General Purpose Registers implemented as static RAM.

4.2.1 GENERAL PURPOSE REGISTER FILE

All devices have some amount of General Purpose Register (GPR) area. Each GPR is 8 bits wide and is accessed either directly or indirectly through the FSR (Section 4.5).

The GPR addresses in bank 1 are mapped to addresses in bank 0. As an example, addressing location 0Ch or 8Ch will access the same GPR.

4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (Figure 4-1, Figure 4-2 and Table 4-1) are used by the CPU and Peripheral functions to control the device operation. These registers are static RAM.

The special function registers can be classified into two sets, core and peripheral. Those associated with the core functions are described in this section. Those related to the operation of the peripheral features are described in the section for that specific feature.

FIGURE 4-1: REGISTER FILE MAP - PIC16F83/CR83




FIGURE 4-2: REGISTER FILE MAP - PIC16F84/CR84

File Addre	ss	F	ile Address							
00h	Indirect addr.(1)	Indirect addr.(1)	80h							
01h	TMR0	OPTION	81h							
02h	PCL	PCL	82h							
03h	STATUS	STATUS	83h							
04h	FSR	FSR	84h							
05h	PORTA	TRISA	85h							
06h	PORTB	TRISB	86h							
07h			87h							
08h	EEDATA	EECON1	88h							
09h	EEADR	EECON2 ⁽¹⁾	89h							
0Ah	PCLATH	PCLATH	8Ah							
0Bh	INTCON	INTCON	8Bh							
0Ch	68 General Purpose registers (SRAM)	Mapped (accesses) in Bank 0	8Ch							
4Fh 50h			CFh D0h							
7Fh			FFh							
	Bank 0	Bank 1								
Unimp	Unimplemented data memory location; read as '0'.									
Note 1:										

□ 1998 Microchip Technology Inc. DS30430C-page 13

PIC16F8X

DS30430C-page 14

TABLE 4-1 REGISTER FILE SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note3)
Bank 0	•		•		•			<u>'</u>			•
00h	INDF	Uses co	ntents of FS	SR to addre	ess data memory	(not a phys	ical register)			
01h	TMR0	8-bit rea	l-time clock	/counter						xxxx xxxx	uuuu uuuu
02h	PCL	Low ord	er 8 bits of t	the Progran	n Counter (PC)					0000 0000	0000 0000
03h	STATUS (2)	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h	FSR	Indirect	data memo	ry address	pointer 0					xxxx xxxx	uuuu uuuu
05h	PORTA	_	_	_	RA4/T0CKI	RA3	RA2	RA1	RA0	x xxxx	u uuuu
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0/INT	xxxx xxxx	uuuu uuuu
07h		Unimple	mented loc	ation, read	as '0'						
08h	EEDATA	EEPROI	M data regis	ster						xxxx xxxx	uuuu uuuu
09h	EEADR	EEPROM address register								xxxx xxxx	uuuu uuuu
0Ah	PCLATH	_	_	_	Write buffer for	upper 5 bits	0 0000	0 0000			
0Bh	INTCON	GIE	EEIE	T0IE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 0001
Bank 1		•				•	•		•		•
80h	INDF	Uses co	ntents of FS	SR to addre	ess data memory	(not a phys	ical register)			
81h	OPTION_ REG	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h	PCL	Low ord	er 8 bits of	Program Co	ounter (PC)					0000 0000	0000 0000
83h	STATUS (2)	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h	FSR	Indirect	data memo	ry address	pointer 0					xxxx xxxx	uuuu uuuu
85h	TRISA	_	_	_	PORTA data d	irection regi	ster			1 1111	1 1111
86h	TRISB	PORTB	data directi	on register						1111 1111	1111 1111
87h		Unimple	mented loca	ation, read	as '0'						
88h	EECON1	_	_	_	EEIF	WRERR	WREN	WR	RD	0 x000	0 q000
89h	EECON2	EEPROM control register 2 (not a physical register)									
_	PCLATH	_	_	_	Write buffer for	upper 5 bits	0 0000	0 0000			
Ah 8Ah	I CLAIII										

Legend: x = unknown, u = unchanged. - = unimplemented read as '0', q = value depends on condition.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a slave register for PC<12:8>. The contents of PCLATH can be transferred to the upper byte of the program counter, but the contents of PC

□ 1998 Microchip Technology Inc.

- 2: The TO and PD status bits in the STATUS register are not affected by a MCLR reset.
- Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

4.2.2.1 STATUS REGISTER

The STATUS register contains the arithmetic status of the ALU, the RESET status and the bank select bit for data memory.

As with any register, the STATUS register can be the destination for any instruction. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to device logic. Furthermore, the $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000u~u1uu (where u = unchanged).

Only the BCF, BSF, SWAPF and MOVWF instructions should be used to alter the STATUS register (Table 9-2) because these instructions do not affect any status bit.

- Note 1: The IRP and RP1 bits (STATUS<7:6>) are not used by the PIC16F8X and should be programmed as cleared. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.
- Note 2: The C and DC bits operate as a borrow and digit borrow out bit, respectively, subtraction. See the SUBLW and SUBWF instructions for examples.
- Note 3: When the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. The specified bit(s) will be updated according to device logic

FIGURE 4-1: STATUS REGISTER (ADDRESS 03h, 83h)

R/W-0	R/W-0	R/W-0 RP0	R-1 TO	R-1	R/W-x Z	R/W-x	R/W-x C	R = Readable bit			
bit7	KFI	RPU	10	PU		DC	bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset			
bit 7:											
bit 6-5:	t 6-5: RP1:RP0: Register Bank Select bits (used for direct addressing) 00 = Bank 0 (00h - 7Fh) 01 = Bank 1 (80h - FFh) 10 = Bank 2 (100h - 17Fh) 11 = Bank 3 (180h - 1FFh) Each bank is 128 bytes. Only bit RP0 is used by the PIC16F8X. RP1 should be maintained clear.										
bit 4:	TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred										
bit 3:	PD: Power 1 = After 0 = By ex	power-up	or by the								
bit 2:		esult of an			operation is						
bit 1:	1 = A carı	ry-out fron	n the 4th l	ow order b	it of the res	sult occurre		w the polarity is reversed)			
bit 0:	0 = No carry-out from the 4th low order bit of the result C: Carry/borrow bit (for ADDWF and ADDLW instructions) 1 = A carry-out from the most significant bit of the result occurred 0 = No carry-out from the most significant bit of the result occurred Note:For borrow the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.										

□ 1998 Microchip Technology Inc. DS30430C-page 15

PIC16F8X

4.2.2.2 OPTION_REG REGISTER

The OPTION_REG register is a readable and writable register which contains various control bits to configure the TMRO/WDT prescaler, the external INT interrupt, TMRO, and the weak pull-ups on PORTB.

lote: When the prescaler is assigned to the WDT (PSA = '1'), TMR0 has a 1:1 prescaler assignment.

FIGURE 4-1: OPTION REG REGISTER (ADDRESS 81h)

				•								
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1					
RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	R = Readable bit				
bit7		bit0 W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset										
bit 7:	oit 7: RBPU: PORTB Pull-up Enable bit 1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled (by individual port latch values)											
bit 6:	INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin											
bit 5:	TOCS: TMR0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT)											
bit 4:		nent on hi	gh-to-low	transition	on RA4/T0 on RA4/T0							
bit 3:	PSA: Press 1 = Pressa 0 = Pressa	aler assigi	ned to the	WDT								
bit 2-0:	PS2:PS0:	Prescale	Rate Se	lect bits								
	Bit Value	TMR0 R	ate WD7	ΓRate								
	000 001 010 011 100 101 110	1:2 1:4 1:8 1:16 1:32 1:64 1:12	1 : 1 : 8 1 :	2								

4.2.2.3 INTCON REGISTER

The INTCON register is a readable and writable register which contains the various enable bits for all interrupt sources.

 Interrupt flag bits get set when an interrup condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).

FIGURE 4-1: INTCON REGISTER (ADDRESS 0Bh, 8Bh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x					
GIE	EEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	R = Readable bit W = Writable bit				
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0'				
								- n = Value at POR reset				
bit 7:	GIE: Global Interrupt Enable bit 1 = Enables all un-masked interrupts 0 = Disables all interrupts											
	Note: For the operation of the interrupt structure, please refer to Section 8.5.											
bit 6:	EEIE: EE	Write Co	mplete Int	errupt Ena	ıble bit							
				nplete inte nplete inte								
bit 5:				pt Enable	bit							
	1 = Enabl 0 = Disab											
bit 4:	INTE: RB			•								
	1 = Enabl											
hit O	0 = Disab				a lait							
bit 3:				upt Enable nge interru								
	0 = Disab	les the RI	port cha	nge interro	.ipt							
bit 2:	TOIF: TMI					,						
	1 = TMR0			ust be cle	ared in soft	ware)						
bit 1:	INTF: RB	0/INT Inte	rrupt Flag	bit								
	1 = The F											
			•	not occu								
bit 0:				upt Flag b		ed state (n	nust he cle:	ared in software)				
					anged state							


□ 1998 Microchip Technology Inc. DS30430C-page 17

PIC16F8X

1.3 Program Counter: PCL and PCLATH

The Program Counter (PC) is 13-bits wide. The low byte is the PCL register, which is a readable and writable register. The high byte of the PC (PC<12:8>) is not directly readable nor writable and comes from the PCLATH register. The PCLATH (PC latch high) register is a holding register for PC<12:8>. The contents of PCLATH are transferred to the upper byte of the program counter when the PC is loaded with a new value. This occurs during a CALL, GOTO or a write to PCL. The high bits of PC are loaded from PCLATH as shown in Figure 4-1.

FIGURE 4-1: LOADING OF PC IN DIFFERENT SITUATIONS



4.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (<code>ADDWF PCI</code>). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 word block). Refer to the application note "Implementing a Table Read(AN556).

4.3.2 PROGRAM MEMORY PAGING

The PIC16F83 and PIC16CR83 have 512 words of program memory. The PIC16F84 and PIC16CR84 have 1K of program memory. The CALL and GOTO instructions have an 11-bit address range. This 11-bit address range allows a branch within a 2K program memory page size. For future PIC16F8X program memory expansion, there must be another two bits to specify the program memory page. These paging bits come from the PCLATH-4:3> bits (Figure 4-1). When doing a CALL or a GOTO instruction, the user must ensure that these page bits (PCLATH-4:3>) are programmed to the desired program memory page. If a CALL instruction (or interrupt) is executed, the entire 13-bit PC is "pushed" onto the stack (see next section). Therefore.

manipulation of the PCLATH<4:3> is not required for the return instructions (which "pops" the PC from the stack).

bits, which are used for program memory pages 1, 2 and 3 (0800h - 1FFFh). The use of PCLATH<4:3> as general purpose RW bits is not recommended since this may affect upward compatibility with future products.

4.4 Stack

The PIC16FXX has an 8 deep x 13-bit wide hardware stack (Figure 4-1). The stack space is not part of either program or data space and the stack pointer is not readable or writable.

The entire 13-bit PC is "pushed" onto the stack when a CALL instruction is executed or an interrupt is acknowledged. The stack is "popped" in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a push or a pop operation.

Note: There are no instruction mnemonics called push or pop. These are actions that occur from the execution of the CALL, RETURN, RETLW, and RETFIE instructions, or the vectoring to an interrupt address.

The stack operates as a circular buffer. That is, after the stack has been pushed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

If the stack is effectively popped nine times, the PC value is the same as the value from the first pop.

Note: There are no status bits to indicate stack overflow or stack underflow conditions.

4.5 <u>Indirect Addressing; INDF and FSR</u> Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a pointe). This is indirect addressing.

EXAMPLE 4-1: INDIRECT ADDRESSING

- · Register file 05 contains the value 10h
- · Register file 06 contains the value 0Ah
- Load the value 05 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 06)
- A read of the INDF register now will return the value of 0Ah.

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no-operation (although STATUS bits may be affected).

A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 4-2.

EXAMPLE 4-2: HOW TO CLEAR RAM USING INDIRECT ADDRESSING


```
movlw 0x20 ;initialize pointer
movwf FSR ; to RAM

NEXT clrf INDF ;clear INDF register
incf FSR ;inc pointer
btfss FSR,4 ;all done?
goto NEXT ;NO, clear next

CONTINUE
: ;YES, continue
```

An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 4-1. However, IRP is not used in the PIC16F8X

FIGURE 4-1: DIRECT/INDIRECT ADDRESSING



□ 1998 Microchip Technology Inc. DS30430C-page 19

PIC16F8X

5.0 I/O PORTS

The PIC16F8X has two ports, PORTA and PORTB. Some port pins are multiplexed with an alternate function for other features on the device.

5.1 PORTA and TRISA Registers


PORTA is a 5-bit wide latch. RA4 is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers) which can configure these pins as output or input.

Setting a TRISA bit (=1) will make the corresponding PORTA pin an input, i.e., put the corresponding output driver in a hi-impedance mode. Clearing a TRISA bit (=0) will make the corresponding PORTA pin an output, i.e., put the contents of the output latch on the selected pin.

Reading the PORTA register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

The RA4 pin is multiplexed with the TMR0 clock input.

FIGURE 5-1: BLOCK DIAGRAM OF PINS RA3:RA0



EXAMPLE 5-1: INITIALIZING PORTA


CLRF PORTA ; Initialize PORTA by ; setting output ; data latches

BSF STATUS, RPO ; Select Bank 1

MOVIW 0x0F ; Value used to ; initialize data ; direction

MOVWF TRISA ; Set RA<3:00 as inputs ; R44 as outputs ; TRISAK7:55 are always ; read as '0'.

FIGURE 5-2: BLOCK DIAGRAM OF PIN RA4



☐ 1998 Microchip Technology Inc. DS30430C-page 21


5.2 PORTB and TRISB Registers

PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. A '1' on any bit in the TRISB register puts the corresponding output driver in a hi-impedance mode. A '0' on any bit in the TRISB register puts the contents of the output latch on the selected pin(s).

Each of the PORTB pins have a weak internal pull-up. A single control bit can turn on all the pull-ups. This is done by clearing the RBPU (OPTION_REG<7>) bit. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Four of PORTB's pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The pins value in input mode are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of the pins are OR'ed together to generate the RB port change interrupt.

FIGURE 5-3: BLOCK DIAGRAM OF PINS RB7:RB4



This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- Read (or write) PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.


A mismatch condition will continue to set the RBIF bit. Reading PORTB will end the mismatch condition, and allow the RBIF bit to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a key pad and make it possible for wake-up on key-depression (see AN552 in the Embedded Control Handbook).

Note 1: For a change on the I/O pin to be recognized, the pulse width must be at least Tcy (4/fosc) wide.

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.

FIGURE 5-4: BLOCK DIAGRAM OF PINS RB3:RB0



□ 1998 Microchip Technology Inc. DS30430C-page 23

PIC16F8X

EXAMPLE 5-1: INITIALIZING PORTB

CLRF PORTB ; Initialize PORTB by ; setting output ; data latches

BSF STATUS, RPO ; Select Bank 1

MOVLW 0xCF ; Value used to ; initialize data ; direction

MOVWF TRISB ; Set RB<3:0> as inputs ; RB<5:4> as outputs ; RB<7:6> as inputs

TABLE 5-3 PORTB FUNCTIONS

Name	Bit	Buffer Type	I/O Consistency Function
RB0/INT	bit0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1	bit1	TTL	Input/output pin. Internal software programmable weak pull-up.
RB2	bit2	TTL	Input/output pin. Internal software programmable weak pull-up.
RB3	bit3	TTL	Input/output pin. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB6	bit6	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming clock.
RB7	bit7	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming data.

Legend: TTL = TTL input, ST = Schmitt Trigger.

DS30430C-page 24

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

TABLE 5-4 SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0/INT	xxxx xxxx	uuuu uuuu
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
81h	OPTION_ REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

□ 1998 Microchip Technology Inc.

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

8.9 Interrupts

The PIC16F8X has 4 sources of interrupt:

- · External interrupt RB0/INT pin
- · TMR0 overflow interrupt
- PORTB change interrupts (pins RB7:RB4)
- Data EEPROM write complete interrupt

The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also contains the individual and global interrupt enable bits.

The global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in INTCON register. Bit GIE is cleared on reset.


The "return from interrupt" instruction \texttt{RETFIE}_t exits interrupt routine as well as sets the GIE bit, which re-enable interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

When an interrupt is responded to; the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. For external interrupt events, such as the RBO/INT pin or PORTB change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency depends when the interrupt event occurs (Figure 8-17). The latency is the same for both one and two cycle instructions. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid infinite interrupt requests.

Note 1: Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.


FIGURE 8-16: INTERRUPT LOGIC



DS30430C-page 48

PIC16F8X

FIGURE 8-17: INT PIN INTERRUPT TIMING



8.9.1 INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered: either rising if INTEDG bit (OPTION_REG<6>) is set, or falling, if INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, the INTF bit (INTCON<1>) is set. This interrupt can be disabled by clearing control bit INTE (INTCON<4>). Flag bit INTF must be cleared in software via the interrupt service routine before re-enabling this interrupt. The INT interrupt can wake the processor from SLEEP (Section 8.12) only if the INTE bit was set prior to going into SLEEP. The status of the GIE bit decides whether the processor branches to the interrupt vector following wake-up.

8.9.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in TMR0 will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>) (Section 6.0).

8.9.3 PORT RB INTERRUPT

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<3>) (Section 5.2).

Note 1: For a change on the I/O pin to be recognized, the pulse width must be a least TCY wide.

□ 1998 Microchip Technology Inc. DS30430C-page 49

9.0 INSTRUCTION SET SUMMARY

Each PIC16CXX instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 9-2 lists byte-oriented, bit-oriented, and literal and control operations. Table 9-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 9-1 OPCODE FIELD DESCRIPTIONS

1998 Microchip Technology Inc.

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
х	Don't care location (= 0 or 1) The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
label	Label name
TOS	Top of Stack
PC	Program Counter
PCLATH	Program Counter High Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer/Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination either the W register or the specified register file location
[]	Options
()	Contents
→	Assigned to
<>	Register bit field
€	In the set of
italics	User defined term (font is courier)

The instruction set is highly orthogonal and is grouped into three basic categories:

- · Byte-oriented operations
- · Bit-oriented operations
- · Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is $1 \cdot s$. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is $2 \cdot s$.

Table 9-2 lists the instructions recognized by the MPASM assembler.

Figure 9-1 shows the general formats that the instructions can have.


Note: To maintain upward compatibility with future PIC16CXX products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 9-1: GENERAL FORMAT FOR INSTRUCTIONS



DS30430C-page 55

dings verändert auch der Befehl MOVF f,d dieses Flag. Mehr dazu unter Kapitel 4.1.

Mnemonic		Beschreibung	Befehls- takte	Flag
Byteorientierte	Befeh	le	takto	1 145
ADDWF	f,d	Addiert W und Inhalt von f	1	C, DC, Z
ANDWF	f,d	UND-Verknüpfung von W und Inhalt von f	1	Z
CLRF	f,u	löscht den Inhalt von f	1	Z
CLRW	1	löscht das W-Register	1	Z
COMF	f.d	Bildet Komplement vom Inhalt von f	1	Z
DECF	f,d	Dekrementiert den Inhalt von f	1	Z
DECFSZ	f,d	Dek. f und überspringt bei 0 den nächsten Befehl	1 (2)	
INCF	f,d	Inkrementiert den Inhalt von f	1 (2)	$ _{\mathbf{Z}}$
INCFSZ	f,d	Ink. f und überspringt bei 0 den nächsten Befehl	1 (2)	
IORWF	f,d	ODER-Verknüpfung von W und Inhalt von f	1 (2)	$ _{\mathbf{Z}}$
MOVF	f.d	Holt den Wert aus Adresse f	1	Z
MOVWF	f,u	Schreibt Inhalt von W nach Adresse f	1	
NOP	1	Leerhefehl	1	
RLF	f,d	Rotiert den Inhalt von f nach links durchs Carry	1	C
RRF	f.d	Rotiert den Inhalt von f nach rechts durchs Carry	1	C
SUBWF	f.d	Subtrahiert W vom Inhalt der Adresse f	1	C, DC, Z
SWAPF	f,d	Vertauscht die beiden Halbbytes in Adresse f	1	C, DC, Z
XORWF	f,d	EXCLUSIV-ODER von W und f	1	$ _{\mathbf{Z}}$
Bitorientierte B	1'		1	L
			1	
BCF	f,b	Löscht Bit b in Adresse f	1	
BSF	f,b	Setzt Bit b in Adresse f	1	
BTFSC	f,b	Testet Bit b an Adresse f und springt, wenn es 0 ist	1 (2)	
BTFSS	f,b	Testet Bit b an Adresse f und springt, wenn es 1 ist	1 (2)	
Literal und Steu	ierbef	ehle		
ADDLW	k	Addiert Literal k zum W-Register	1	C, DC, Z
ANDLW	k	Literal k wird UND verknüpft mit dem W-Register	1	Z
CALL	k	Unterprogrammaufruf an Adresse k	2	
CLRWDT		löscht den Watchdog	1	\overline{TO} , \overline{PD}
GOTO	k	Sprung zur Adresse k	2	
IORLW	k	Literal wird mit dem W-Register ODER verknüpft	1	\overline{Z}
MOVLW	k	Lädt das Literal ins W-Registers	1	
RETFIE		Rückkehr aus der Interruptroutine, setzte GIE	2	
RETLW	k	Rückkehr aus einem Unterprogramm, lädt k in W	2	
RETURN		Rückkehr aus einem Unterprogramm	2	
SLEEP		Geht in den Stand By Modus	1	TO, PD
SUBLW	k	Subtrahiert W vom Literal k	1	C, DC, Z
XORLW	k	EXCLUSIV ODER Verknüpfung von W und k	1	Z

Tabelle 1: Befehlsübersicht

In der zweitletzten Spalte werden die benötigten Befehlstakte angegeben. Übli-

16

```
; Lauflicht.src
   device 16f84
   ;Symbole definieren
   status equ
   rp0
        equ
   trisa
        equ
   trisb
        equ
   porta
        equ
   portb
        equ
              6
        org 0
14
   cold
16
        bsf
              status, rp0
17
        clrf
              trisb
18
        movlw
19
        movwf
              trisa
20
        bcf
              status, rp0
   loop
        btfsc
              porta,0
24
        goto
              loop
26
   main
27
        movlw
28
        movwf
              trisb
29
   loop2
        rrf
              trisb
        btfsc
              porta,0
        goto
              loop
        btfsc
              trisb,0
34
              main
        goto
        goto
              loop2
36
```

37

end

```
; Würfel.src
   start
          clrf
                   counter
          bsf
                status, rp0
          movlw
          movwf
                trisb
          bcf
                trisa,1
          bcf
                status, rp0
11
   ΗP
13
          movlw
1.4
          movwf
                counter
16
17
          btfsc
                ra,0
18
          goto
                ausgabe
19
          incf
                counter
20
          movlw
21
          xorwf
                counter,w
          btfsc
                status, zero
          goto
                ΗP
24
          goto
                loop
25
26
   ausgabe
27
          movf
                counter,w
28
                tabelle
          call
29
          movwf
                rb
          movf
                counter,w
          call
                tabelle2
          movwf
                ra,1
          goto
                HP
34
   tabelle
36
          addwf
                pcl
                         ; 0
          nop
38
          retlw
                         ;1
39
          retlw
                         ;2
40
          retlw
                         ;3
41
          retlw
                         ; 4
42
          retlw
                01010101b ;5
43
          retlw
                11011101b ;6
44
45
    tabelle2
46
          addwf
                pcl
47
          nop
                         ; 0
                00000010b
48
          retlw
                         ; 1
49
          retlw
                         ;2
          retlw
                         ;3
51
          retlw
                          ; 4
          retlw
                         ;5
53
          retlw
                         ;6
```

```
; Flankenerkennung.src
    device 16f84
    :Symbole definieren
    status egu
                  3 : -> ab jetzt erkennt Assembler status und ersetzt überall mit 3
    zero
           eau
                      ; Zeroflag
    rp0
           equ
    trisa equ
    trisb
           equ
    porta
           equ
                  5 ;liegt auf Bank 0
14
    portb
          equ
16
    wert equ Och
    alterw equ Odh
18
    counter equ Oeh
           org 0 ; erster Befehl kommt an Stelle 0
    ; Einsprung Einschalten (Power On)
    cold
                   status, rp0 ; auf Bank 1 umschalten (da TRIS-Register)
24
           hef
           movlw
                             ; lade 0 ins W-Register
                             ; portb wird komplett als Ausgang geschaltet
26
           movwf
                  trisb
27
                            ; RA3 wird Ausgang (Carry)
           hcf
                   trisa.3
                  status,rp0 ; -> bsf setzt / bcf löscht
           bcf
29
    ;Defienieren von alterw mit aktuellem Wert an RAO
                  porta,w
                            ; porta lesen und schreibe in W-Register
           andlw
                   00000001b ; UND-Verknüpfung Literal mit W-Register
                             ; "Abspeichern"
           movwf
                  alterw
34
    ; Hauptschleife
36
    loop
                              ; Zähler löschen / Reset und Startwert
           clrf
                   counter
38
           clrf
                   portb
39
    10001
40
41
    ;reset aktiv?
42
           btfss
                  porta.1
                              ; Wenn 1 überspringe nächsten Befehl / Reseteingang
            (0=Reset)
43
           goto
                  1000
                              ; Springe zum Schleifenbegin
44
45
    ;inhibit aktiv?
                              ; Inhibit-Eingang
46
           btfsc porta,2
47
           goto
                  loop1
48
49
    ; Takteingang lesen
                             ; porta komplett einlesen
           movf
                  porta,w
                             : Nur RAO ist von Interesse
51
           andlw
                             ; Wenn beide gleich keine Flanke (es wird Ergebnis in
           xorwf alterw,w
           W-Register geschrieben)
           btfsc status, zero; Wenn beide gleich zero gesetzt (Scip if clear)
54
                             ; -> Nichts passiert
           goto loop1
           movlw
56
           xorwf alterw
                             ; Beinhaltet neuen Pegel an RAO (w weggelassen, damit
           Ergebnis in alterw gespeichert)
57
           btfss alterw.0
58
           goto
                  loop1
59
    ;richtige Flanke gefunden
60
61
           bcf
                  porta,3
                             ; Carryausgang rücksetzen
                             ; Zähler erhöhen
62
           incf
                  counter
63
           movf
                  counter.w
64
           movwf
                  portb
65
           bt.fss
                  status, zero ; Zählerüberlauf
                            ; kein Überlauf gehe zu Schleife 1
66
           anto
                  loop1
67
                  porta,3
                             ; Carryausgang setzen
68
69
    end
```

```
; Testprog3.src
    device 16f84
    :Symbole definieren
    status equ
                     ; -> ab jetzt erkennt Assembler status und ersetzt überall mit 3
    zero
           eau
                      ; Zeroflag
    rp()
           equ
    trisa
           equ
    trisb
           equ
                   6
    nc1
           equ
14
    porta
           equ
                      ;liegt auf Bank 0
16
    portb
          equ
18
    wert equ Och
19
    alterw egu Odh
    counter equ Oeh
           org 0 ; erster Befehl kommt an Stelle 0
24
    ; Einsprung Einschalten (Power On)
    cold
26
                   status, rp0 ; auf Bank 1 umschalten (da TRIS-Register)
                             ; lade 0 ins W-Register
           movlw
                             ; portb wird komplett als Ausgang geschaltet
28
           movwf
                  trisb
29
           bcf
                  trisa.3
                            ; RA3 wird Ausgang (Carry)
           hcf
                  status,rp0 ; -> bsf setzt / bcf löscht
    ;Defienieren von alterw mit aktuellem Wert an RAO
           movf
                  porta.w
                            ; porta lesen und schreibe in W-Register
3./
           andlw
                  00000001b ; UND-Verknüpfung Literal mit W-Register
           movwf alterw
                             ; "Abspeichern"
36
    ; Hauptschleife
38
    loop
39
           clrf
                   counter
                              ; Zähler löschen / Reset und Startwert
40
           clrf
                  portb
    loop1
41
42
    ;reset aktiv?
43
44
           btfss porta,1
                             ; Wenn 1 überspringe nächsten Befehl / Reseteingang
           (0=Reset)
45
           goto
                  loop
                             ; Springe zum Schleifenbegin
46
47
    :inhibit aktiv?
           btfsc porta,2
                             : Inhibit-Eingang
49
           goto
                  loop1
51
    ; Takteingang lesen
                             ; porta komplett einlesen
           movf
                  porta,w
                             ; Nur RAO ist von Interesse
           andlw
54
           xorwf alterw.w
                             ; Wenn beide gleich keine Flanke (es wird Ergebnis in
           W-Register geschrieben)
           btfsc status, zero; Wenn beide gleich zero gesetzt (Scip if clear)
56
           goto loop1
                             ; -> Nichts passiert
           movlw
58
           xorwf alterw
                             ; Beinhaltet neuen Pegel an RAO (w weggelassen, damit
           Ergebnis in alterw gespeichert)
59
           btfss alterw,0
60
           goto loop1
62
    ;richtige Flanke gefunden
63
                  porta,3
                             ; Carryausgang rücksetzen
64
           incf
                  counter
                             ; Zähler erhöhen
65
66
    ;##### Für BCD Zähler eingebaut #####
           movlw 0fh
68
           andwf
                  counter, w
69
           xorlw 10
           btfss
                 status, zero
```

```
goto
                      ausgabe
             movlw
             addwf
                     counter
 74
             movlw
             xorwf
                      counter, w
 76
             btfss
                     status, zero
             goto
                      ausgabe
 78
             clrf
                     counter
79
             bsf
                      porta,3
80
      ausgabe
81
      ;##### Ausgabe 7-Segmentanzeige #####
82
             movf
                     counter, w
83
              call
                      convert
                                  ;in 7-Segmentinformationen umsetzen
84
             movwf
                     portb
85
             bcf
                     porta,4
                                  ;Digit einschalten
86
             bsf
                     porta,4
                                  ;Digit wieder ausschalten
87
                     counter,w ; jetzt linke Stelle anzeigen
             swapf
88
             call
                     convert
89
             movwf
                     portb
 90
             bcf
                      porta,5
91
             bsf
                     porta,5
 92
              goto loop1
93
      ; setzt Binärzahl in Bitmuster für 7-Segmentanzeige um.
94
      convert
95
              andlw
96
             addwf
                     pcl
                                  ; w=offsetder zum PCL addiert wird
97
                                  ; 0
             retlw
98
             retlw
                                  ;1
99
             retlw
                                  ;3
             retlw
             retlw
             retlw
                                      ;5
             retlw
104
             retlw
             retlw
                                      ;8
106
             retlw
                                      ;9
              retlw
                                  ;A (Ungültig)
108
             retlw
                                  ;B
109
              retlw
                                  ; C
             retlw
                                  ;D
             retlw
                                  ;F
```

114

end

```
; InterruptBCD.src
    device 16f84
    ;Symbole definieren
    status
               equ
    zero
               equ
    carry
               equ
    rp0
               equ
    trisa
               equ
    trisb
               equ
    porta
               equ
    portb
               equ
14
    pcl
               equ
16
    option
               equ
    intedg
               equ
18
19
    intcon
               eau
20
    inte
                      Δ
               equ
21
    intf
               equ
    gie
               equ
24
                      14
    counter
               equ
26
               orq
27
28
    ; Einsprung beim Einschalten (Power on)
29
           goto
                  main
           nop
           nop
           nop
34
    intup
           btfss
                  intcon, intf
                                 ; war es ein RBO-Signal?
36
           goto
                   intend
                                 nein, Fehler
           call
                   zaehlen
38
           bcf
                   intcon.intf
                                 ;Interrupt RBO wird bearbeitet
39
40
    intend
41
           retfie
42
    main
                                 ;auf Bank 1 umschalten
43
           bsf
                   status, rp0
44
           movlw
45
           movwf
                  trisb
                                 ; Port B wird komplett als Ausgang geschaltet
46
           bcf
                   trisa,3
                                 ; RA3 wird Ausgang (carry)
                  option, intedg ;auf fallende Flanke prüfen
47
           bcf
48
           bcf
                                 ;zurück auf Bank 0
                  status, rp0
                                 :RB0-Interrupt freigeben
49
           bsf
                  intcon, inte
           bcf
                  intcon, intf
                                 ;RB0-Flag zurücksetzten
51
           bsf
                  intcon, gie
                                 ;Globaler interrupt freigeben
    ; Hauptschleife
54
    loop
           clrf
                   counter
                              :Reset und Startwert
56
           clrf
                  portb
    loop1
58
59
61
    ;reset aktiv?
                              ;Reseteingang (0=Reset)
62
           btfss
                  porta,1
63
           goto
                  loop
64
    ;inhibit aktiv?
66
           btfsc
                  porta,2
                              ; Inhibit-Eingang
67
           goto
                   loop2
68
           bsf
                   intcon, inte
                                 ; kein inhibit -> RBO Interrupt aktiv
69
           goto
                  loop1
    loop2
71
           bcf
                   intcon, inte
                                 ;RB0-Interrupt sperren
72
           goto
                  loop1
```

```
zaehlen
 75
             bcf
                     porta,3
                                 ;Carryausgang zurücksetzten
 76
      :hier BCD Zähler
 78
             incf
                     counter
 79
             movlw
 80
             andwf
                     counter,w
 81
             xorlw
 82
             btfss
                      status, zero
 83
                      ausgabe
             goto
 84
             movlw
 85
             addwf
                     counter
 86
             movlw
 87
                     counter.w
             xorwf
 88
             btfss
                     status, zero
 89
             goto
                     ausgabe
 90
             clrf
                     counter
 91
             bsf
                     porta, 3
 92
 93
      ; Ausgabe auf Siebensegmentanzeige
 94
      ausgabe
 95
             movf
                     counter,w
                                     ; zuerst rechte Setlle anzeigen
 96
             call
                     convert
                                 ;in 7-Segmentinformation umsetzen
 97
             movwf
                     portb
                     porta,4
 98
             bcf
                                 ;Digit einschalten
 99
             bsf
                     porta,4
                                 ;Digit wieder ausschalten
             swapf
                                     ; jetzt linke Stelle anzeigen
                     counter,w
             call
                     convert
             movwf
                     portb
             bcf
                     porta,5
                     porta,5
104
             bsf
             return
106
      ; setzt Binärzhal in Bitmuster für 7-Segmentanzeige um.
108
      convert
109
             andlw
             addwf
                     pcl
                             ; w=offset der zum PCL addiert wird
             retlw
                             ; 0
             retlw
                             ;1
             retlw
                             ;2
114
             retlw
                             ;3
             retlw
                             : 4
116
             retlw
             retlw
                             ;6
118
             retlw
                             :7
119
             retlw
             retlw
                             ;9
             retlw
                             ;ungültig
             retlw
             retlw
124
             retlw
             retlw
             retlw
128
     end
```

```
; Zeitschleife.src
   device 16f84
   ;Symbole definieren
   delay166
          movlw 52
          movwf delaycnt
   delay166 a
          decfsz delaycnt
14
          goto delay166 a
          return
16
   delay625
18
          movlw
19
          movwf delaycnt
   delay625 a
21
          decfsz delaycnt
          goto
                delay625 a
          return
24
   warte null
26
         btfss
                rb,4
                          ; Nulldurchgang?
27
          goto
                warte null
   ;Nulldurchgang gefunden
28
          call
                delav166
   ;Schalter einlesen
          movf
                portb,w
                         ;Schalter = 0?
          andlw
                         ;Oberebits auf 0
                status, zero
          btfsc
34
                warte null
          goto
36
                loopent
   loop
38
          call
                delav625
39
          decfsz
                loopent
40
          goto
                loop
41
42
   :TRIAC Einschlten
43
          bsf
                rb.5
44
          call
                delay166
45
          bcf
                rb.5
46
          goto
                warte null
47
48 end
```

```
; Aufgabe2.src
   btfsc porta,0
                         ;wenn 0 goto überspringen
         goto
                wlow
    wheight
         btfss
               porta,0
                         ;skip if set
         goto
                wheight
13
    zaehler
14
         incf
                dauer
                         ; 1
                               Zeit zaehlen
         btfsc
               porta,0
                         ;1
                               -> 4 Takte
16
         goto
                zaehler
                         ;2
18
    ausgabe
19
         movlw
                schleife
         movwf
21
22
23
                         ;als Ausgang geschalten
         bsf
                porta,1
    label2
                         ;1 Lade Wert aus F-Register dauer
         movf
                dauer,w
24
25
26
27
                counter
         movwf
                        ; 1
    label1
          decf
                counter
               status, zero ;1 Zeroflag auf testen
         btfss
28
29
         goto
                label1
                         ;2
         decfsz schleife
                        ;1
30
                label2
                         ; 2
         goto
31
         bcf
                porta,1
         goto
               wheight
```

trisa trisb porta portb status rp0 dauer counter zero		equ equ equ equ equ equ equ	3 equ 13	5 6 5 6 5	;filead;	
cold	org		0			
	bsf	0	status,	rp0		;auf Bank1
	movlw movwf movlw	0 trisb			;Portb	auf output
	moviw movwf bcf	255 trisa	status,	rp0	;Porta	Bit 0 auf Input ;wieder auf Bank0
HP						
	movlw movwf movlw movwf btfss goto	0 counter 128 portb porta,0 HP				
erhoehe						
	btfss goto movf movwf incf btfss goto goto End	porta,0 HP counter portb counter counter erhoehe hp				

device 16f84