

Sound wave distortion via FPGA using Pmod interface

Management and Analysis of Physics Dataset (mod.A)

March 2, 2022

1 Abstract

In this project we implement on a Field Programmable Gate Array (FPGA) a distortion effect in sound waves that is called "Overdrive" or "Clipping". This happens when the amplitude of a sound wave is restricted when it exceeds a given threshold. The resulting sounds are "dirty" and "fuzzy" due to the introduction of high frequency components in the signal.

We used an Artix-7 FPGA from Xilinx [4], together with Xilinx Vivado Design Suite 2018.3 [5]. Moreover, the Digilent Pmod I2S2 [6] is used, in order to allow the FPGA to transmit and receive stereo (left-right) audio signals via the I2S protocol.

2 Introduction

As mentioned above, the overdrive effect is realized in a signal when the amplitude of its wave is restricted when it exceeds some threshold value. This effect is not a particular instance of sound waves, but it can be applied in principle to any kind of waves that we can manipulate. We focused on sound waves because, experimentally, they are the simplest to deal with: a microphone and a Pmod module are enough to send sounds to the FPGA.

In Figure 1, two different approaches to restrict the amplitude of the wave are shown [1, p. 25]. Soft clipping occurs when the wave amplitude is scaled proportionally to fit into the given threshold, causing the peak-to-peak amplitude to decrease. It has to be noted that this effect does not simply scale the amplitude of the whole wave but only the amplitude of a particular region of the signal. Thus, the soft clipping will add to the original signal an additional signal (i.e., the difference between the clipped signal and the original signal) that is null outside the clipping region. The Fourier Transform (FT) of the clipped signal shows additional frequency components if compared to the original Fourier Transform of signal.

Hard clipping occurs instead when hard walls are applied to the wave amplitude. In other words, the wave amplitude is limited by the threshold without affecting the amplitudes inside the threshold. Similarly to the Fourier Transform of a square wave, the Fourier Transform of the (hard) clipped signal shows an infinite number of high frequency components with decreasing weights (e.g., see [2, Figure 5] or right plot in Figure 8).

In our project we implement the hard clipping distortion effect, since thresholding the amplitude of the wave is way easier than scaling it.




Figure 1: Visual examples of clipping applied to a wave signal.
From [Wikipedia](#) [accessed 19 Feb, 2022].

The implementation on the FPGA is carried out by employing a Xilinx Artix 7 device [4], together with Xilinx’s Vivado Design Suite [5], and by using the Very High Speed Integrated Circuit (VHSIC) Hardware Description Language (VHDL) and Verilog to model the circuit. After having modelled and implemented the overdrive effect, we represent the waveform and spectrogram of the clipped audio signal by feeding the output signal back into the computer. Furthermore, we compute and plot the Fourier Transform of both the original and clipped signals and compare the outcome with the mathematical results obtained in [2]. The generation and recording of the audio signal are done in Python, using the PyAudio module [7]. The resulting FPGA-computer loop is shown in the figure below.




Figure 2: Overdrive effect, overall architecture

This report is organized as follows. Section 3 addresses the implementation of the hard clipping distortion effect on FPGA. Section 4 presents the input audio signals used and how we generated a sinusoidal sound wave. Section 5 explains how we recorded and saved the output audio data and presents the Python code used for the analysis. Section 6 discusses the results obtained. Finally, the report ends with Conclusions (Section 7).

3 Implementation on FPGA

3.1 Pmod I2S2

The Pmod I2S2 implements 16-24 bit A/D and D/A converters that enable stereo input and output via the I2S (Inter-IC Sound) protocol, a serial bus interface standard used for connecting digital audio devices together.

The bus consists of four signals (see [3, Figure 17] for Pmod I2S component detailed view):

- Serial clock (SCLK), i.e., the bit clock line.
- Left-right clock (LRCLK), i.e., the word clock line.
- Serial data stream (SD), i.e., one multiplexed data line.
- Master clock (MCLK), that has the role of synchronizing the internal operations of the analog and digital converters.




Figure 3: Timing diagram of I2S protocol.

From [Wikipedia](#) [accessed 20 Feb, 2022].

The MCLK can be derived from the LRCLK and typically the MCLK/LRCLK frequency ratio is 256, which corresponds to enabling a 16 bit per channel stereo output. In this case, both the left and right channels consist of 16-bit data stream and during one sampling period (equal to a LRCLK period) 32 bits are sent through the serial bus. The bit clock frequency is the product of the sample rate, the number of bits per channel and the number of channels. So, a sample frequency of 44.1 kHz, with 2 channels and 16 bits per channel, corresponds to a SCLK frequency of 1.4112 MHz and a MCLK frequency of 11.2896 MHz.

The clocking wizard LogiCORE™ IP (intellectual property) deals with the implementation of the appropriate clocks, whose values can be easily set in Vivado. The axis_i2s2 module, available in the reference design, manages the input and output data flow between the board and the Pmod I2S2.

3.2 Volume Control

We started by implementing a module that creates a pass-through from the input to the output jack, following the Diligent reference design [6, Pmod - I2S2 Github]. The audio signal that passes through the board is scaled depending on which and how many switches are closed. If all switches are open the input data will be muted, while all switches closed corresponds to full volume.

The intermediate cases between these two extremes are more complicated. Indeed, we can relate each switch to a binary digit and the 4 switches together form a 4-digit binary number, such that each switch is associated to a digit in a specific position. In detail, the switch number "0" on the FPGA board corresponds to the least significant digit, while the switch number "3" corresponds to the most significant one. So, depending on which switches are closed, we can have all the possible 2^4 combinations between 0000 (all switches open) and 1111 (all switches closed). This number is proportional to how much the audio data is scaled.




Figure 4: Volume Control effect.
Original input (blue) and scaled output (orange).

3.3 Overdrive effect

The default threshold levels are coded as 24 bits values (lines 24-25, [axis_volume_clipping.v](#)). The choice of these values is just based on the fact that for simulated waves the full range is used (all 23 value bits equal to 1 when there is the peak), so, to have a clear visualization (see later), the threshold is set to about 1/4 of the max possible value. It is possible to set different values for the positive and negative threshold, but in this work we kept them symmetrical. When dealing with real or recorded sounds, the full range is usually not used so one should set the thresholds to lower levels to be able to use the overdrive effectively.

In the first **always** block (from line 28, [axis_volume_clipping.v](#)) the switches and the button values (the latter used for the activation of the clipping effect) are stored in corresponding registers. The multiplier value is then updated with the following trick: the first 4 bits are set accordingly to the switches' positions while the other 24 are set to 0. The number obtained is then divided by 1111: the multiplier is now a 25 bit number with every group of 4 bits equal to the switches' state except the first that is 0. For example, if the switches from 3 to 0 are set to 1011 the multiplier is then composed as 1011 0000 0000 0000 0000 0000 / 1111 = 0 1011 1011 1011 1011 1011. The 25th bit is needed for the 1111 case when the multiplier is equal to 1 0000 0000 0000 0000 0000 0000.

In the second **always** block (from line 44, [axis_volume_clipping.v](#)) the actual volume scaling and clipping effect are applied. Before the multiplication takes place, the data needs to be extended from 24 to 48 bits: the leading 24 bits are just a copy of the first bit (the sign) of the original data. Using the signed function to preserve the sign, the data is multiplied with the multiplier defined before. The same approach is used for the threshold levels: in this way the clipping effect will work regardless of the volume (even at low volumes it is possible to apply the effect). Finally, only if the button (btn 0, in our case) is pressed the overdrive effect is enabled: according to the sign bit of data, that now is scaled, the value is set to the positive or to the (symmetrical) negative threshold if the value is, respectively, above or below that threshold. The process is repeated for both channels.

top.vhd

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity top_vhdl is
5     generic(NUMBER_OF_SWITCHES : integer := 4;
6             RESET_POLARITY : std_logic := '0');
7     port    (clk : in std_logic;
8             sw : in std_logic_vector(NUMBER_OF_SWITCHES-1 downto 0);
9             btn : in std_logic;
```

```

10         reset : in std_logic;
11         tx_mclk : out std_logic;
12         tx_lrck : out std_logic;
13         tx_sclk : out std_logic;
14         tx_data : out std_logic;
15         rx_mclk : out std_logic;
16         rx_lrck : out std_logic;
17         rx_sclk : out std_logic;
18         rx_data : in std_logic);
19 end top_vhdl;
20
21 architecture Behavioral of top_vhdl is
22
23     component clk_wiz_0
24     port
25     (
26         -- Clock in ports
27         -- Clock out ports
28         axis_clk : out std_logic;
29         clk_in1 : in std_logic;
30     );
31 end component;
32
33     component axis_i2s2
34     port(
35         axis_clk : in std_logic;
36         axis_resetsn : in std_logic;
37         tx_axis_s_data : in std_logic_vector(31 downto 0);
38         tx_axis_s_valid : in std_logic;
39         tx_axis_s_ready : out std_logic;
40         tx_axis_s_last : in std_logic;
41         rx_axis_m_data : out std_logic_vector(31 downto 0);
42         rx_axis_m_valid : out std_logic;
43         rx_axis_m_ready : in std_logic;
44         rx_axis_m_last : out std_logic;
45         tx_mclk : out std_logic;
46         tx_lrck : out std_logic;
47         tx_sclk : out std_logic;
48         tx_sdout : out std_logic;
49         rx_mclk : out std_logic;
50         rx_lrck : out std_logic;
51         rx_sclk : out std_logic;
52         rx_sdin : in std_logic);
53 end component;
54
55     component axis_volume_clipping
56     generic(DATA_WIDTH : integer := 24;
57             SWITCH_WIDTH : integer := NUMBER_OF_SWITCHES);
58     port(
59         clk : in std_logic;
60         btn : in std_logic;
61         sw : in std_logic_vector(3 downto 0);
62         s_axis_data : in std_logic_vector(23 downto 0);
63         s_axis_valid : in std_logic;
64         s_axis_ready : out std_logic;
65         s_axis_last : in std_logic;
66         m_axis_data : out std_logic_vector(23 downto 0);
67         m_axis_valid : out std_logic;
68         m_axis_ready : in std_logic;
69         m_axis_last : out std_logic);
70 end component;
71
72     signal axis_clk : std_logic;
73     signal axis_tx_data : std_logic_vector(23 downto 0);
74     signal axis_tx_data32 : std_logic_vector(31 downto 0);
75     signal axis_tx_valid : std_logic;

```

```

76 signal axis_tx_ready : std_logic;
77 signal axis_tx_last : std_logic;
78 signal axis_rx_data : std_logic_vector(23 downto 0);
79 signal axis_rx_data32 : std_logic_vector(31 downto 0);
80 signal axis_rx_valid : std_logic;
81 signal axis_rx_ready : std_logic;
82 signal axis_rx_last : std_logic;
83
84
85 signal resetn : std_logic;
86
87
88
89 begin
90
91 resetn <= '0' when reset = RESET_POLARITY else
92         '1';
93
94 m_clk : clk_wiz_0
95     port map (
96         axis_clk => axis_clk,
97         clk_in1 => clk
98     );
99
100 axis_tx_data32(23 downto 0) <= axis_tx_data;
101 axis_rx_data <= axis_rx_data32(23 downto 0);
102
103 m_i2s2 : axis_i2s2
104     port map (
105         axis_clk => axis_clk,
106         axis_resetn => resetn,
107         tx_axis_s_data => axis_tx_data32,
108         tx_axis_s_valid => axis_tx_valid,
109         tx_axis_s_ready => axis_tx_ready,
110         tx_axis_s_last => axis_tx_last,
111         rx_axis_m_data => axis_rx_data32,
112         rx_axis_m_valid => axis_rx_valid,
113         rx_axis_m_ready => axis_rx_ready,
114         rx_axis_m_last => axis_rx_last,
115         tx_mclk => tx_mclk,
116         tx_lrck => tx_lrck,
117         tx_sclk => tx_sclk,
118         tx_sdout => tx_data,
119         rx_mclk => rx_mclk,
120         rx_lrck => rx_lrck,
121         rx_sclk => rx_sclk,
122         rx_sdin => rx_data
123     );
124
125
126 m_vol_clip : axis_volume_clipping
127     generic map(SWITCH_WIDTH => 4,
128                 DATA_WIDTH => 24)
129     port map (
130         clk => axis_clk,
131         btn => btn,
132         sw => sw,
133         s_axis_data => axis_rx_data,
134         s_axis_valid => axis_rx_valid,
135         s_axis_ready => axis_rx_ready, --same
136         s_axis_last => axis_rx_last,
137         m_axis_data => axis_tx_data, --same
138         m_axis_valid => axis_tx_valid, --same
139         m_axis_ready => axis_tx_ready,
140         m_axis_last => axis_tx_last --same
141     );

```

```

142
143
144 end Behavioral;

```

axis_volume_clipping.v

```

1 module axis_volume_clipping #(
2     parameter SWITCH_WIDTH = 4, // WARNING: this module has not been tested with
    other values of SWITCH_WIDTH, it will likely need some changes
3     parameter DATA_WIDTH = 24
4 ) (
5     input wire clk,
6     input wire btn,
7     input wire [SWITCH_WIDTH-1:0] sw,
8
9     //AXIS SLAVE INTERFACE
10    input wire [DATA_WIDTH-1:0] s_axis_data,
11    input wire s_axis_valid,
12    output reg s_axis_ready = 1'b1,
13    input wire s_axis_last,
14
15    // AXIS MASTER INTERFACE
16    output reg [DATA_WIDTH-1:0] m_axis_data = 1'b0,
17    output reg m_axis_valid = 1'b0,
18    input wire m_axis_ready,
19    output reg m_axis_last = 1'b0
20 );
21 localparam MULTIPLIER_WIDTH = 24;
22
23 // store data to be manipulated
24 reg [MULTIPLIER_WIDTH+DATA_WIDTH-1:0] data [1:0];
25
26 // reg to save btn and sw values
27 reg btn_r = 1'b0;
28 reg [SWITCH_WIDTH-1:0] sw_sync_r [2:0];
29 wire [SWITCH_WIDTH-1:0] sw_sync = sw_sync_r[2];
30
31 // volume multiplier
32 reg [MULTIPLIER_WIDTH:0] multiplier = 'b0; // range of 0x00:0x10 for width=4
33
34 // threshold levels for clipping
35 reg [MULTIPLIER_WIDTH:0] threshold_h = {1'b0, 7'b001111, 16'h0000};
36 reg [MULTIPLIER_WIDTH:0] threshold_l = {1'b1, 7'b000001, 16'h0000};
37
38 wire m_select = m_axis_last;
39 wire m_new_word = (m_axis_valid == 1'b1 && m_axis_ready == 1'b1) ? 1'b1 : 1'b0;
40 wire m_new_packet = (m_new_word == 1'b1 && m_axis_last == 1'b1) ? 1'b1 : 1'b0;
41
42 wire s_select = s_axis_last;
43 wire s_new_word = (s_axis_valid == 1'b1 && s_axis_ready == 1'b1) ? 1'b1 : 1'b0;
44 wire s_new_packet = (s_new_word == 1'b1 && s_axis_last == 1'b1) ? 1'b1 : 1'b0;
45 reg s_new_packet_r = 1'b0;
46
47 // threshold to be updated with volume level
48 reg [MULTIPLIER_WIDTH+DATA_WIDTH-1:0] thresh_h = 'b0;
49 reg [MULTIPLIER_WIDTH+DATA_WIDTH-1:0] thresh_l = 'b0;
50
51 always@(posedge clk) begin
52
53     // save switches and button values
54     sw_sync_r[2] <= sw_sync_r[1];
55     sw_sync_r[1] <= sw_sync_r[0];
56     sw_sync_r[0] <= sw;
57
58     btn_r <= btn;
59

```

```

60      // update multiplier variable: 24 bit (6 groups of 4 bit with values equal
to sw_sync)
61      multiplier <= {sw_sync,{MULTIPLIER_WIDTH{1'b0}}} / {SWITCH_WIDTH{1'b1}};
62
63      s_new_packet_r <= s_new_packet;
64
65  end
66
67  always@(posedge clk)
68      if (s_new_word == 1'b1) begin// sign extend and register AXIS slave data
69          data[s_select] = {{MULTIPLIER_WIDTH{s_axis_data[DATA_WIDTH-1]}},
s_axis_data};
70
71          // prepare threshold values to be multiplied
72          thresh_h = {{MULTIPLIER_WIDTH{threshold_h[DATA_WIDTH-1]}}, threshold_h
};
73          thresh_l = {{MULTIPLIER_WIDTH{threshold_l[DATA_WIDTH-1]}}, threshold_l
};
74
75      end else if (s_new_packet_r == 1'b1) begin
76
77          // core volume control algorithm, infers a DSP48 slice
78          data[0] = $signed(data[0]) * multiplier;
79          data[1] = $signed(data[1]) * multiplier;
80
81          // threshold volume scaling
82          thresh_h = $signed(thresh_h) * multiplier;
83          // assuming same value for negative clipping, can be changed for
different positive/negative threshold values
84          thresh_l = ~thresh_h + 1;
85
86          // clipping code: if values are higher/lower than thresh_h/thresh_l
assign these values
87          // clipping effect is active only when pressing btn 0 on the board
88          if (btn_r == 1'b1) begin
89              if (data[0][MULTIPLIER_WIDTH+DATA_WIDTH-1] == 1'b0) begin
90                  if (data[0] > thresh_h) begin
91                      data[0] = thresh_h ;
92                  end
93              end
94              if (data[0][MULTIPLIER_WIDTH+DATA_WIDTH-1] == 1'b1) begin
95                  if (data[0] < thresh_l) begin
96                      data[0] = thresh_l;
97                  end
98              end
99              if (data[1][MULTIPLIER_WIDTH+DATA_WIDTH-1] == 1'b0) begin
100                  if (data[1] > thresh_h) begin
101                      data[1] = thresh_h ;
102                  end
103              end
104              if (data[1][MULTIPLIER_WIDTH+DATA_WIDTH-1] == 1'b1) begin
105                  if (data[1] < thresh_l) begin
106                      data[1] = thresh_l;
107                  end
108              end
109          end
110      end
111
112  // updating variables for input and output data control
113  always@(posedge clk)
114      if (s_new_packet_r == 1'b1)
115          m_axis_valid <= 1'b1;
116      else if (m_new_packet == 1'b1)
117          m_axis_valid <= 1'b0;
118
119

```



```

120     always@(posedge clk)
121         if (m_new_packet == 1'b1)
122             m_axis_last <= 1'b0;
123         else if (m_new_word == 1'b1)
124             m_axis_last <= 1'b1;
125
126     always@(m_axis_valid, data[0], data[1], m_select)
127         if (m_axis_valid == 1'b1) begin
128             m_axis_data = data[m_select][MULTIPLIER_WIDTH+DATA_WIDTH-1:
MULTIPLIER_WIDTH];
129         end else
130             m_axis_data = 'b0;
131
132
133     always@(posedge clk)
134         if (s_new_packet == 1'b1)
135             s_axis_ready <= 1'b0;
136         else if (m_new_packet == 1'b1)
137             s_axis_ready <= 1'b1;
138
139 endmodule

```

4 Pure Tone Generation using PyAudio

As input signals we used pure tones, i.e. sounds with a sinusoidal waveform, and short instrumental solo pieces, saved as .wav files. To generate the former, we wrote a simple Python script using the PyAudio module [7].

audio_generator.py

```

1 p = pyaudio.PyAudio()
2
3 # parameters
4 volume = 1                # range [0.0, 1.0]
5 fs = 44100                # sampling rate, Hz
6 duration = 10.0          # seconds
7 f = 10000.0              # sine frequency, Hz
8
9 # generate samples, note conversion to float32 array
10 samples = (np.sin(2*np.pi*np.arange(fs*duration)*f/fs)).astype(np.float32)
11
12 # pyaudio class instance
13 stream = p.open(
14     format=pyaudio.paFloat32,
15     channels=1,
16     rate=fs,
17     output=True)
18
19 # play
20 stream.write(volume*samples)

```

5 Audio Recorder and Analyzer

We used a Jack to Jack cable to send the output audio data back to the computer, in order to analyze it and study the overdrive effect. In particular, we plotted the waveform, the spectrogram and the Fast Fourier Transform (FFT) of the original and the clipped signal. To record the output signal and perform the analysis, we realized a Jupyter Notebook, which is briefly explained in this section.

audio_recorder.ipynb (Parameters)

```
1 # input devices
2 import sounddevice as sd
3 print(sd.query_devices())
4
5 # from the output list select the number of the input device and give it to "INDEX"
6
7 # constants
8 INDEX = 1                # audio device index
9 CHUNK = 1024 * 2         # how many audio samples per frame we display
10 FORMAT = pyaudio.paInt16 # 16bit format per sample
11 CHANNELS = 1             # single channel for microphone
12 RATE = 44100             # samples per second [Hz]
13 rec_time = 20            # recording time [seconds]
14 delay_time = 2           # time after which it starts recording [seconds]
```

Firstly, the outgoing audio is recorded and saved as a numpy array and a .wav file. We start recording after a certain period of time (delay_time) and stop after a finite time (rec_time).

audio_recorder.ipynb (Recorder)

```
1 # pyaudio class instance
2 p = pyaudio.PyAudio()
3
4 # stream object to get data from microphone
5 stream = p.open(
6     format=FORMAT,
7     channels=CHANNELS,
8     rate=RATE,
9     input=True,
10    frames_per_buffer=CHUNK,
11    input_device_index=INDEX
12 )
13
14 # start the process
15 start_time = time.time()
16
17 # delay
18 while True:
19     current_time = time.time()
20     elapsed_delaytime = current_time - start_time
21     if elapsed_delaytime > delay_time:
22         break
23
24 # recording
25 frames = []
26 while True:
27     current_time = time.time()
28     elapsed_time = current_time - (start_time + delay_time)
29
30     if elapsed_time > rec_time:
31         break
32
33     # binary data
34     data = stream.read(CHUNK) # read 1 chunk at a time
35     frames.append(data)
36
37 stream.stop_stream()
38 stream.close()
39 p.terminate()
40
41 # save the recorded data as a WAV file
42 wf = wave.open(filename, 'wb')
43 wf.setnchannels(CHANNELS)
44 wf.setsampwidth(p.get_sample_size(FORMAT))
```


6.2 Analysis of the output signal

6.2.1 Single-tone sine wave signal

The first test was performed on a single-tone sine wave signal that was generated as described in Section 4. Different waves were generated by varying the frequency but only one of them is reported here for clarity. The generated sound was then sent to the FPGA to be processed and the output sound was recorded by the Jupyter Notebook described in Section 5.

In the plots below the effect of the FPGA processing is clearly visible: the original sound wave is cut when its amplitude exceeds the threshold. As expected, the FFT presents only a single peak for the original wave while the output wave FFT presents many peaks with decreasing power at increasing frequencies. The additional frequencies added to the sound create the distortion effect we are looking for.




Figure 7: Waveform of 400 Hz sine wave




Figure 8: FFT of 400 Hz sine wave

6.2.2 Instrumental solo piece

The distortion effect was also applied to an audio sample produced by a celesta instrument. This sample is profoundly different from the single-tone sound because of the complexity of the produced sound, a mixture of different frequencies that gives as a result the characteristic tone of the instrument. However, by using Fourier analysis this complex sound can be decomposed into single-tone waves with their own frequencies and the observations about single-tone waves still hold.

In the plots below the original sound and the clipped sound are shown on the same axis. We provided as input to the FPGA the sound sample twice, but the button on the FPGA that enables the clipping effect was pressed only at the second play. We can see clearly that the sound amplitude

is truncated outside the threshold only when the button was pressed, while no effect was applied when the button was not pressed. Thus, we also tested the ability to control the clipping effect in real-time. The spectrograms of the two sounds differ greatly because of the high frequency components introduced by the clipping effect. While the former spectrogram ranged over a small frequency range, the latter spread over a wider range of frequencies.




Figure 9: Waveform and spectrogram of celesta audio sample




Figure 10: FFTs of the celesta audio sample

7 Conclusions

This report presented an implementation of the overdrive effect on FPGA. It was realized after programming the simple volume control, which helped us understanding how the Pmod I2S2 works and how to implement on FPGA an audio pass-through from Line-In to the Line-Out jack, using Xilinx's Vivado Design Suite. After implementing the effect, we programmed a button on the FPGA to enable and disable it in real-time.

Both effects (volume control and clipping) were designed and tested on sinusoidal waves (generated with a Python script) and on a generic audio sample (instrumental solo piece).

As expected, the original audio waves are cut when the amplitude exceeds the selected threshold. Furthermore, in the Fourier domain, when the input signal is clipped each frequency component is spread into many additional frequencies, with decreasing power.

A future improvement of this work could be the implementation of a real-time variable threshold, to be dynamically selected with a knob or with the switches.

References

- [1] Connor William Blasie. “Design of DSP Guitar Effects with FPGA Implementation”. MA thesis. Rochester Institute of Technology, 2020. URL: <https://scholarworks.rit.edu/theses/10361>.
- [2] Sujit Rokka Chhetri et al. “Implementation of Audio Effect Generator in FPGA”. In: *Nepal Journal of Science and Technology* 15 (2015), 89–98. DOI: [10.3126/njst.v15i1.12022](https://doi.org/10.3126/njst.v15i1.12022). URL: <https://www.nepjol.info/index.php/NJST/article/view/12022>.
- [3] Ciprian Dragoi et al. “Efficient FPGA Implementation of Classic Audio Effects”. In: July 2021, pp. 1–6. DOI: [10.1109/ECAI52376.2021.9515041](https://doi.org/10.1109/ECAI52376.2021.9515041).
- [4] *Xilinx Artix 7*. URL: <https://www.xilinx.com/products/silicon-devices/fpga/artix-7.html>.
- [5] *Vivado Design Studio*. URL: <https://www.xilinx.com/products/design-tools/vivado.html>.
- [6] *Diligent Reference - Pmod I2S2*. URL: <https://digilent.com/reference/pmod/pmodi2s2/start>.
- [7] *PyAudio 0.2.11 documentation*. URL: <https://people.csail.mit.edu/hubert/pyaudio/docs/>.
- [8] *SciPy fftpack documentation*. URL: <https://docs.scipy.org/doc/scipy/reference/fftpack.html>.