Architetture dei Sistemi di Elaborazione Delivery date: Friday 15 October 2021 Expected delivery of lab_01.zip including: Program_0.s Program_1.s Iab_01.pdf (fill and export this file to pdf)

Please, configure the winMIPS64 processor architecture with the *Base Configuration* provided in the following:

Integer ALU: 1 clock cycle
Data memory: 1 clock cycle
Branch delay slot: 1 clock cycle

Code address bus: 12Data address bus: 12

• Pipelined FP arithmetic unit (latency): 6 stages

• Pipelined FP multiplier unit (latency): 8 stages

• FP divider unit (latency): not pipelined unit, 28 clock cycles

• Forwarding optimization is disabled


• Branch prediction is disabled

• Branch delay slot optimization is disabled.


Use the Configure menu:

- remove the flags (where activating Enable options)


- Browse the Architecture menu →



Modify the defaults Architectural parameters (where needed)



← Verify in the Pipeline window that the configuration is effective



1) Exercise your assembly skills.

To write an assembly program called **program_0.s** (to be delivered) for the *MIPS64* architecture and to execute it.

The program must:

1. Given one array (a), find how many times the 8-bit <u>unsigned</u> value val=0x2f is included in it. The array contains 100 <u>unsigned</u> 16-bit integer numbers. Looks for the occurrence in both the most significant **byte** and the least significant **byte** of the 16-bit integer numbers. Store the result in a 8-bit variable (res).

```
Example (with only 10 elements):

a = 5, 0x01a1,0x2f, 17, 0x2fe0, 1, 0x96a4, 0x2f, 3, 0x2f

res = 4
```

2) Exercise your assembly skills and use the main components of the simulator:

To write an assembly program called **program_1.s** (to be delivered) for the MIPS64 architecture and to execute it.

The program must:

- 1. Given 2 arrays (a and b), compute their <u>signed</u> sum and store each result in a third array (i.e., c[i] = a[i] + b[i]). Each array contains <u>30</u> 8-bit integer numbers.
- 2. Create two variables allocated in memory: threshold_high and threshold_low. For each element c[i], check whether it is greater or lesser than a fixed threshold: if it is greater, increase threshold_high, else increase threshold_low. Assume the threshold is equal to <u>0x0</u>. Note that 0x00 belongs to threshold high.
- 3. Search for **both** the maximum and minimum in the array c. The program saves the obtained value in two variables allocated in memory, called max and min <u>respectively</u>.

Identify and use the main components of the simulator:

- a. Running the WinMIPS simulator
 - Launch the graphic interface

- b. Assembly and check your program:
 - Load the program from the **File→Open** menu (*CTRL-O*). In the case the of errors, you may use the following command in the command line to compile the program and check the errors:
 - ...\winMIPS64\asm program 1.s
- c. Run your program step by step (F7), identifying the whole processor behavior in the six simulator windows:

Pipeline, Code, Data, Register, Cycles and Statistics

d. Repeat the process (a-b-c) for program 0.S

Table 1: Programs performance for the processor's base configurations

	Number of clock cycles
program_0.S	1774
program_1.S	930

3) Perform execution time measurements.

Search in the winMIPS64 folder the following benchmark programs:

- a. isort.s
- b. mult.s
- c. program_0.s (your program)
- d. program 1.s (your program)

Starting from the basic configuration with no optimizations, compute by simulation the number of cycles required to execute these programs (and then the weighted arithmetic mean). Assume a processor frequency of 5MHz. Then, vary the program weights as specified by the following Configurations. Compute the weighted arithmetic mean for every case and fill the table below (fill all required data in the table before exporting this file to pdf format to be delivered):

1) Configuration 1

Assume that the weight of all programs is the same (25%).

2) Configuration 2

Assume that the weight of the program program 0.s is 55%.

3) Configuration 3

Assume that the weight of the program isort.s is 40%.

Table 2: Processor performance for different weighted programs

Program	Conf. 1	Conf. 2	Conf. 3
isort.s	2302.05	1381.23	3683.28
mult.s	46.5	56.4	75.2
program_0.s	88.7	195.14	70.96
program_1.s	46.5	27.9	37.2
TOTAL TIME (us)	2531.25	1660.67	3866.64

For time computations, use a clock frequency of 5MHz.

WinMIPS64	beq - branch if pair of registers are equal
The following assembler directives are supported	bne - branch if pair of registers are equal
.data - start of data segment	beqz - branch if register is equal to zero
.text - start of code segment	bnez - branch if register is not equal to zero
.code - start of code segment (same as .text)	
.org <n> - start address</n>	j - jump to address
.space <n> - leave n empty bytes</n>	jr - jump to address in register
.asciiz <s> - enters zero terminated ascii string</s>	jal - jump and link to address (call subroutine)
.ascii <s> - enter ascii string</s>	jalr - jump and link to address in register (call subroutine)
.align <n> - align to n-byte boundary</n>	
.word $\langle n1 \rangle$, $\langle n2 \rangle$ enters word(s) of data (64-bits)	dsll - shift left logical
.byte $\langle n1 \rangle, \langle n2 \rangle$ enter bytes	dsrl - shift right logical
.word32 <n1>,<n2> enters 32 bit number(s)</n2></n1>	dsra - shift right arithmetic
.word16 <n1>,<n2> enters 16 bit number(s)</n2></n1>	dsllv - shift left logical by variable amount
.double <n1>,<n2> enters floating-point number(s)</n2></n1>	dsrlv - shift right logical by variable amount
	dsrav - shift right arithmetic by variable amount
where <n> denotes a number like 24, <s> denotes a string</s></n>	
like "fred", and	movn - move if register not equal to zero
<n1>,<n2> denotes numbers seperated by commas.</n2></n1>	nop - no operation
,	and - logical and
The following instructions are supported	or - logical or
lb - load byte	xor - logical xor
lbu - load byte unsigned	slt - set if less than
sb - store byte	sltu - set if less than unsigned
lh - load 16-bit half-word	dadd - add integers
lhu - load 16-bit half word unsigned	daddu - add integers unsigned
sh - store 16-bit half-word	dsub - subtract integers
lw - load 32-bit word	dsubu - subtract integers unsigned
lwu - load 32-bit word unsigned	
sw - store 32-bit word	add.d - add floating-point
ld - load 64-bit double-word	sub.d - subtract floating-point
sd - store 64-bit double-word	mul.d - multiply floating-point
l.d - load 64-bit floating-point	div.d - divide floating-point
s.d - store 64-bit floating-point	mov.d - move floating-point
halt - stops the program	cvt.d.l - convert 64-bit integer to a double FP format
***************************************	cvt.l.d - convert double FP to a 64-bit integer format
daddi - add immediate	c.lt.d - set FP flag if less than
daddui - add immediate unsigned	c.le.d - set FP flag if less than or equal to
andi - logical and immediate	c.eq.d - set FP flag if equal to
ori - logical or immediate	bc1f - branch to address if FP flag is FALSE
xori - exclusive or immediate	bc1t - branch to address if FP flag is TRUE
lui - load upper half of register immediate	mtc1 - move data from integer register to FP register
slti - set if less than or equal immediate	mfc1 - move data from FP register to integer register
sltiu - set if less than or equal immediate unsigned	mer more dum from 11 register to integer register
sitia - set ii iess than of equal infinediate difsigned	