

Politecnico di Torino III Facoltà di Ingegneria

Laboratory 1 Design And Implementation Of A Digital Filter

Master degree in Electrical Engineering

Authors: Group 21

Dilillo Nicola S284963 Moncalvo Stefano S290315 Carrano Lorenzo S281565

November 23, 2021

Contents

1	Digital arithmetic and logic synthesys	1
	1.1 Introduction	1
2	VLSI implementation	2

CHAPTER 1

Digital arithmetic and logic synthesys

1.1 Introduction

The goal of this lab is to develop, design and optimize digital arithmetic issues.

CHAPTER 2

VLSI implementation