

Laboratory 3 Design of a RISC-V-lite processor

Master degree in Electronic Engineering

Authors: Group 21

Dilillo Nicola S284963 Moncalvo Stefano S290315 Carrano Lorenzo S281565

GitHub Repository

Contents

1	Introduction		
	1.1	Introduction	1
2	Datapath		
	2.1	Fetch Stage	2
	2.2	Decode Stage	2
	2.3	Execute Stage	2
		2.3.1 ALU	2
		2.3.2 Forwarding Unit	2
	2.4	Memory Stage	2
	2.5	Write Back Stage	2
3	Control Unit		
	3.1	Introduction	3
4	Hazards		4
5	5 Testbench		5
6	Syn	thesis and Place & Route	6

Introduction

1.1 Introduction

Datapath

- 2.1 Fetch Stage
- 2.2 Decode Stage
- 2.3 Execute Stage
- 2.3.1 ALU
- 2.3.2 Forwarding Unit
- 2.4 Memory Stage
- 2.5 Write Back Stage

Control Unit

3.1 Introduction

Hazards

Testbench

Synthesis and Place & Route