Politecnico di Torino

III Facoltà di Ingegneria

Laboratory 3
Design of a RISC-V-lite processor

Master degree in Electronic Engineering

Authors: Group 21

Dilillo Nicola S284963
Moncalvo Stefano S290315
Carrano Lorenzo S281565

Github Repository

Contents

CHAPTER 1

Prototype

1.1 Introduction

CHAPTER 2

Testbench

CHAPTER 3

MBE Multiplier

3.1 Introduction

CHAPTER 4

Comparison Between Architectures