



Politecnico di Torino  
III Facoltà di Ingegneria

# Laboratory 3

## RISCV Processor

Master degree in Electrical Engineering

Authors: Group 21

Dilillo Nicola S284963  
Moncalvo Stefano S290315  
Carrano Lorenzo S281565

February 13, 2022

---

# Contents

<b>1</b>	<b>Introduction</b>	<b>1</b>
1.1	Introduction . . . . .	1
<b>2</b>	<b>Datapath</b>	<b>2</b>
2.1	Fetch Stage . . . . .	2
2.2	Decode Stage . . . . .	2
2.3	Execute Stage . . . . .	2
2.3.1	ALU . . . . .	2
2.4	Memory Stage . . . . .	2
2.5	Write Back Stage . . . . .	2
<b>3</b>	<b>Control Unit</b>	<b>3</b>
3.1	Introduction . . . . .	3
<b>4</b>	<b>Hazards</b>	<b>4</b>

---

---

## CHAPTER 1

---

# Introduction

### 1.1 Introduction

---

---

## CHAPTER 2

---

# Datapath

### 2.1 Fetch Stage

### 2.2 Decode Stage

### 2.3 Execute Stage

#### 2.3.1 ALU

Prova

### 2.4 Memory Stage

### 2.5 Write Back Stage

---

---

## CHAPTER 3

---

# Control Unit

### 3.1 Introduction

---

---

## CHAPTER 4

---

# Hazards