

# Laboratory 3 RISCV Processor

Master degree in Electrical Engineering

Authors: Group 21

Dilillo Nicola S284963 Moncalvo Stefano S290315 Carrano Lorenzo S281565

# Contents

1	Introduction	
	1.1 Introduction	
2	Datapath	:
	2.1 Fetch Stage	
	2.2 Decode Stage	
	2.3 Execute Stage	
	2.3.1 ALU	
	2.4 Memory Stage	
	2.5 Write Back Stage	
3	Control Unit	
	3.1 Introduction	
4	Hazards	

# Introduction

#### 1.1 Introduction

### Datapath

- 2.1 Fetch Stage
- 2.2 Decode Stage
- 2.3 Execute Stage
- 2.3.1 ALU

Prova

- 2.4 Memory Stage
- 2.5 Write Back Stage

# Control Unit

#### 3.1 Introduction

### Hazards