Skip to content



Block or Report

Block or report lorenzoditucci

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse


  1. Forked from maltanar/fpga-tidbits

    Chisel components for FPGA projects (Porting to Chisel3)


  2. Examples for SDAccel 2017.1+ on AWS F1 instances

    C++ 6

  3. Model for Evaluating MTTF due to Temperature Cycle

    C++ 1

  4. CS587 Project UIC


  5. ProFAX Public

    Protein Folding Algorithm Acceleration for Xilinx OpenHW2016


10 contributions in the last year

Jan Feb Mar Apr May Jun Jul Aug Sep Oct Nov Dec Jan Mon Wed Fri

Contribution activity

January 2022

lorenzoditucci has no activity yet for this period.

Seeing something unexpected? Take a look at the GitHub profile guide.