MSOC HW2 Report

1-1

The interchange unit uses direct_read() and direct_write() functions to pass the pointer to its local memory.

```
class mem_if: virtual public sc_interface {
public:
    //Functional model
    virtual void direct_read (int** block) = 0;
    virtual void direct_write(int** block) = 0;
SC_MODULE(interchange){
    sc_port<mem_if> m_mem;
    SC_HAS_PROCESS(interchange);
    interchange(sc_module_name _name);
    void interchange_thread();
private:
    int **mem_inter;
void interchange::interchange_thread(){
   m_mem->direct_read(mem_inter);
    //write back
    m_mem->direct_write(mem_inter);
    m_mem->notify();
```

將記憶體位置的 pointer 傳入 interchange 做運算


1-2

The interchange unit uses word_read() and word_write() functions to copy data from and to memory. You may use delay notification to model the timing in interchange unit or channel.

```
//write back
//m_mem->direct_write(mem_inter);
for(int i = 0; i < 8; i++){
    for(int j = 0; j < 8; j++){
        m_mem->word_write(i, j, mem_inter[i][j]);
    }
}
m_mem->notify();
```


一次只從 memory 中讀取一個值或存取一個值,透過 notify()通知 memory 資料已寫入完畢。

2-1



```
SC_MODULE(transactor), mem_if{
    sc_in_clk
                      clk;
    sc_out<bool>
                       LD;
    sc_out<bool>
                      RW;
    sc_out<unsigned> X;
    sc_out<unsigned> Y;
    sc_inout_rv<32>
                       D;
void transactor::word_read(unsigned x, unsigned y, int& d)
   wait(clk->posedge_event());
   LD->write(true);
   RW->write(true);
   X->write(x);
   Y->write(y);
   wait(clk->posedge_event());
   LD->write(false);
   d = D->read().to_long();
void transactor::word_write(unsigned x, unsigned y, int d)
   wait(clk->posedge_event());
   LD->write(true);
   RW->write(false);
   X->write(x);
   Y->write(y);
    D->write(d);
   wait(clk->posedge_event());
   LD->write(false);
SC_MODULE(memory) {
   sc_in_clk
                   clk;
   sc_in<bool>
                   LD;
                   RW;
   sc_in<bool>
   sc_in<unsigned> X;
   sc_in<unsigned> Y;
   sc_inout_rv<32> D;
   SC_HAS_PROCESS(memory);
```


2-2



```
SC_MODULE(interchange){
                                   SC_MODULE(transactor){
    //sc_port<mem_if> m_mem;
                                       sc_in_clk
                                                        clk;
    sc_in_clk
                     clk;
                                       sc_in<bool>
                                                        LD;
    sc_out<bool>
                     LD;
                                       sc_in<bool>
                                                        RW;
    sc_out<bool>
                     RW;
                                       sc_in<unsigned> X;
    sc_out<unsigned> X;
                                       sc_in<unsigned> Y;
                                       sc_inout_rv<32> D;
    sc_out<unsigned> Y;
    sc_inout_rv<32>
                                       sc_port<mem_if> m_mem;
```

```
| Scale | Sca
```

2-3



```
SC_MODULE(interchange){
                                    SC_MODULE(memory){
    //sc_port<mem_if> tran_mem;
                                                           clk;
                                         sc_in_clk
    sc_in_clk
                    clk;
                                                           LD;
                                         sc_in<bool>
                    LD;
    sc_out<bool>
                                                           RW;
                                         sc_in<bool>
                    RW;
    sc_out<bool>
                                         sc_in<unsigned> X;
    sc_out<unsigned> X;
    sc_out<unsigned>
                    Υ;
                                                          Υ;
                                         sc_in<unsigned>
    sc_inout_rv<32>
                    D;
                                         sc_inout_rv<32> D;
```