MS108: Computer System 1 Spring 2013

Homework #4

Due: Two Weeks from Assignment

TA: Haopeng Liu

Course Email: ms108_2013@163.com

Collaboration Policy

These homework sets will be extremely valuable as tools for learning the material and for doing well on the midterm and final. You are required to obey the following rules:

- (a) Each student should write out their solution independently and in their own words.
- (b) Same applies to programming assignments you should do your own coding. Above all, make sure that you understand the solution to these homework problems. They really are assigned to help you understand the material and be prepared for the types of problems on the midterm and final!

Q1 Simultaneous multithreading (SMT)

Consider a Simultaneous Multithreading (SMT) machine with limited hardware resources. Circle the following hardware constraints that will limit the total number of threads that the machine can support. For the item(s) that you circle, **briefly** describe the minimum requirement to support N threads.

- (A) Number of execution functional unit
- (B) Number of physical registers
- (C) Data cache size

Q3 Coherence Protocol Design

Add a clean exclusive state (a state where the block is being read *only* by the local processor) to the basic snooping cache coherence protocol we introduced in the class. Assume that the cache can distinguish a read miss that will retrieve a block destined to have a private state (non-shared) from a read miss delivering a shared block. In other words, instead of just having Read Hit/Read Miss you will now have Read Hit/Read Miss Exclusive, and Read Miss Shared transition events.

Show the protocol in the format of state machine we showed in class and describe all of the necessary changes made to the basic protocol in words.

Q4 GPU

H&P Problem 4.13 in Chapter 4, on page 339