## CS 4100 Computer Architecture Midterm Exam 10:10 a.m. ~ 12:20 p.m. April 23, 2019

- 1. (6 points) Explain the following terms:
  - (a) Yield
  - (b) Amdahl's law
  - (c) Stored-program concept
- 2. (8 points) Answer TRUE or FALSE.
  - (a) There is at least one RISC-V instruction that can directly store a result of an ALU calculation into memory.
  - (b) If we have only one or two parameters to send to a non-recursive C function, then in the corresponding RISC-V code, we can use registers and do not need to use the stack for the parameter(s).
  - (c) Overflow will never occur if two 2's complement numbers of different signs are added.
  - In the IEEE 754 single precision format, any floating-point number whose exponent bits are all 0 represents the decimal number 1.
- (6 points) There are three instruction-set-architecture design principles: 1. Simplicity favors regularity, 2. Smaller is faster, 3. Good design demands good comprises. Please give one RISC-V example for each of the principle.
- 4. (15 points) Consider an instruction set whose instructions are divided into four classes: A, B, C, and D. Suppose P1 and P2 are two different processors implementing this instruction set. P1 has a clock rate of 2GHz and CPIs of 1, 1, 2, and 4 for instructions respectively in classes A, B, C, and D. P2 has a clock rate of 3GHz and CPIs of 2, 3, 3, and 4 for instructions respectively in classes A, B, C, and D. There is a program with an instruction count of 1.0E6 and its instruction mix is as follows: 40% class A, 20% class B, 20% class C, and 20% class D.
  - (a) (4 points) What is the average CPI of this program on each processor?
  - (b) (4 points) What is the number of clock cycles of this program on each processor?
  - (c) (3 points) Which processor is faster when running this program? Why?
  - (d) (4 points) Suppose if this program is now run on processor P1 you want this program to run 1.5 times faster by reducing the CPI for instruction in class D.

## What should the new CPI be for instructions in class D?

5. (10 points) Consider the conversion between RISC-V machine instructions and assembly instructions.

(a) (5 points) Give the instruction type and assembly instruction for the following RISC-V machine instruction:

0000 0000 0111 1110 1011 1000 0010 0011

(b) (5 points) Give the instruction type and hexadecimal representation of the following RISC-V assembly instruction, where 0x2000 denotes the hexadecimal number 2000<sub>hex</sub>:

beq x10, x11, 0x2000

- 6. (10 points) Assume that registers x29 and x30 hold the values A7496AC74FE04DD1<sub>hex</sub> and E201904229487696<sub>hex</sub>, respectively.
  - (a) (4 points) What is the hexadecimal value of register x28 after the following instructions execute?

srai x29, x29, 8 or x28, x30, x29

(b) (6 points) What is the hexadecimal value of register x28 after the following instructions execute? Does the value in x28 have the desired result, or has there been overflow? Why?

slli x28, x29, 16 add x28, x28, x30

7. (10 points) Translate the following C code to RISC-V assembly code. Assume that the values of m, n, i, and j are in registers x3, x4, x11, and x12, respectively. Also, assume that each element of array D is a 4-byte integer and register x14 holds the base address of D.

for (i=0; i<m; i++) for (j=0; j<n; j++) D[i] = D[i] + 4\*i\*j;

- 8. (15 points) Consider the IEEE 754 floating-point standard and its arithmetic operations.
  - (a) (6 points) Represent the decimal numbers 4.5 and -6.25 in the IEEE 754 single precision format.
  - (b) (4 points) Calculate 4.5 + (-6.25). The result should be written in the IEEE 754 single precision format.

- (c) (5 points) Calculate 4.5 \* (-6.25). The result should be written in the IEEE 754 single precision format.
- 9. (15 points) This problem is about arithmetic and logical circuits.
  - (a) (5 points) In class we have described a 64-bit ALU whose block diagram is shown below (Fig. 9-1).




Fig. 9-1

If we ignore the slt (set-less-than) operation and change the function specification of the ALU as follows, what will the new ALU look like for bit 0?

Operation	ALUop
add	1111
sub	1011
and	1110
or	1101
nor	0010

Hint: You can modify the 1-bit ALU introduced in class (Fig. 9-2) to derive your circuit.




Fig. 9-2

(b) (10 points) The multiply hardware (Fig. 9-3) and algorithm (Fig. 9-4) have been introduced in class for performing 64-bit multiplication on unsigned integers. Now consider a 4-bit version of this hardware, and use it to calculate 0010 \* 0101. You must show all steps which are executed in each iteration.




Fig. 9-4

10. (5 points) In class we have described a 16-bit two-level carry lookahead adder shown below (Fig. 10-1). Given two 16-bit binary numbers A[15:0] = 0001 1010 0011 0011 and B[15:0] =1110 0101 1110 1011, show how this adder produces the value of C8.




Fig. 10-1

3 .				0	ADITHIMETIC CODE	INSTRUCTION SET		2
1	<b>315C-V</b>	Reference Data		RV64M Multiply Extension			NOTE	
BASE IS		THE PART OF TAXABLE PART OF TA	atelet chee	D'ALA		MTNAME R MULtiply (Word)	DESCRIPTION (in Verilog)  R[rd] = (R[rd1] * R[rd2])(63:0)	1)
MONIC	FMI	NAME	DESCRIPTION (in Verilog)	NOTE	mulh mulh	R MULtiply upper Half	R[m] = (R[m]) * R[m2])(127:64)	6)
addin addin	R	ADD (Word) ADD Immediate (Word)	R[rd] = R[rs1] + R[rs2] $R[rd] = R[rs1] + imm$	1)	mulhau	R MULtiply upper Half Sign/Un R MULtiply upper Half	R[rd] = (R[rs1] * R[rs2])(127:64) R[rd] = (R[rs1] * R[rs2])(127:64)	2)
	R	AND Immediate (Word)	R[rd] = R[rs1] & R[rs2]	b	mulbu	Unsigned	R[rd] = (R[rs1] / R[rs2])	1)
	1	AND Immediate	R[rd] = R[rst] & imm		div,divw	R DIVide (Word) R DIVide Unsigned	R[rd] = (R[rd] / R[rd])	2)
C		Add Upper Immediate to PC Branch EQual	R[rd] = PC + {imm, 12b0} If[R[rs1]==R[rs2)		rem, remw	R REMainder (Word)	R[rd] = (R[rs1] % R[rs2])	1)
			PC=PC+(imm,16'0)	Time!	remu, remuw	R REMainder Unsigned (Word)	शिली = (स्विध) इन्हांत्र्य)	1,2)
	SB	Branch Greater than or Equal	If(R[rs1]>=R[rs2) PC=PC+{imm,1b'0}		RV64F and RV64D Floati	og-Point Extensions   Load (Word)	F[rd] = M[R[rst]+imm]	3)
	SB	Branch ≥ Unsigned	if(R[rs1]>=R(rs2)	2)	fad, faw	S Store (Word)	M[R[rs1]+imm] = F[rd]	1)
	SD	Branch Less Than	PC=PC+(imm,15'0)		fadd.s, fadd.d	R SUBtract	F[rd] = F[rs1] + F[rs2] F[rd] = F[rs1] - F[rs2]	7)
	STATE OF	Branch Less Than Unsigned	if(R[rs1] <r[rs2) if(r[rs1]<r[rs2)="" pc="PC+(imm,1b'0)&lt;/td"><td>2)</td><td>fsub.s,fsub.d fsul.s,fmul.d</td><td>R MULtiply</td><td>F[rd] = F[rs1] * F[rs2]</td><td>7</td></r[rs2)>	2)	fsub.s,fsub.d fsul.s,fmul.d	R MULtiply	F[rd] = F[rs1] * F[rs2]	7
	SB	Branch Not Equal	if(R[rs1]!=R[rs2) PC=PC+(imm,1b'0)	CONTRACTOR PROVIDE	fdiv.s, fdiv.d	R DIVide	F[rd] = F[rs1] / F[rs2]	7
0	SHOW	Cont/Stat.RegRead&Clear Cont/Stat.RegRead&Clear	R[rd] = CSR;CSR = CSR & -R[rs1]	A STATE OF	faget.s, faget.d	R SQuare RooT R Multiply-ADD	F[rd] = sqn(F[rs1])  F[rd] = F[rs1] * F[rs2] + F[rs3]	7
	Con-	Irom	R[rd] = CSR;CSR = CSR & ~imm		fmadd.s, fmadd.d fmsub.s, fmsub.d	R Multiply-SUBtract	F[rd] = F[rs1] * F[rs2] - F[rs3)	27
	1938 5	Cont /Stat RegRead&Set	R[rd] = CSR; CSR = CSR   R[ts1]		fmnsub.s,fmnsub.d	R Negative Multiply-SUBtract	F[rd] = -(F[rs1] * F[rs2] - F[rs3]) F[rd] = -(F[rs1] * F[rs2] + F[rs3])	7
*	24636343	Cont/Stat.RegRead&Set Imm	R[rd] = CSR; CSR = CSR   imm		fmnadd.s, fmnadd.d	R Negative Multiply-ADD R SiGN source	F[rd] = ( F[m2]<63> F[m1]<62:0>)	7
	行うていた	Cont_Stat.RegRead&Write	R[rd] = CSR; CSR = R[rs1]		fagnjas, fagnjad fagnjas, fagnjad	R Negative SIGN source	F[rd] = ( (~F[rs2]~63>), F[rs1]<62:0>)	7
4		Cont/Stat.Reg Read&Write	R[rd] = CSR; CSR = lmm	-		R Xor SIGN source	F[rd] = (F[rs2]<63>F[rs1]<63>.	7
ik	1	Environment BREAK	Transfer control to debugger		fmin.a, fmin.d	R MINImum	F[m1]<62:0>) F[m1] = (F[m1] < F[m2]) ? P[m1] :	
	1	Environment CALL Synch thread	Transfer control to operating system		等的 5 00 00 5 00 5 00 00 00 00 00 00 00 00	R MAXImum	F[m2] F[m1] = (F[m1] > F[m2]) 7 F[m1]:	
	-	Synch Instr & Data	Synchronizes threads  Synchronizes writes to instruction		fmax.s, fmax.d		F[m2] R[m] = (F[m1] F[m2]) ? 1 : 0	
			stream		feq.s, feq.d flt.s, flt.d	R Compare Float EQual R Compare Float Less Than	R[rd] - (F[rs1] < F[rs2]) ? 1:0	
		Jump & Link Jump & Link Register	$R[rd] = PC+4$ ; $PC = PC + \{imm, 1b'0\}$ R[rd] = PC+4; $PC = R[rs1]+imm$	3)	fle.s, fle.d	R Compare Float Less than or	- R[rd] - (F[rs1] - F[rs2]) ? 1:0	
		Load Byte	R[rd] =	4)	folass.s, folass.d	R Classify Type	R[rd] = class(F[rs1])  R[rd] = R[rs1]	7,
No.		Load Byte Unsigned	$(56^{\circ}M[](7),M[R[rs1]+imm](7:0))$ R[rd] = $\{56^{\circ}b0,M[R[rs1]+imm](7:0)\}$		fmv.s.z, fmv.d.x fmv.x.s, fmv.x.d	R Move from Integer R Move to Integer	F[rd] = R[rs1] R[rd] = F[rs1]	
	I	Load Doubleword	R[rd] = M[R[rs1] + imm](63:0)		fovt.s.d	R Convert from DP to SP	F[rd] = single(F[rx1])	
	1	Load Halfword	$R[rd] = {48'bM[](15),M[R[rs1]+imm](15:0)}$	4)	fcvt.d.s	R Convert from SP to DP	F[rd] = double(F[rs I]) F[rd] = float(R[rs])(31:00)	
	I	Load Halfword Unsigned	R[rd] = (48'b0,M[R[rs1]+imm](15:0))		fcvt.s.w,fcvt.d.w fcvt.s.l,fcvt.d.l	R Convert from 64b Integer	F[rd] = float(R[rs1](31:0)) F[rd] = float(R[rs1](63:0))	
		Load Upper Immediate	R[rd] = (32b'iram <31>, imm, 12'50)		fart.s wa, fort.d. wu	R Comertir m 326 fre Unalgo	edFird] = Fonk(R(rs1)(31:0))	2,
	1	Load Word	$R[rd] = $ (32'hM[](31),M[R[rs1]+imm](31:0)}	4)	fcvt.s.lu,fcvt.d.lu fcvt.w.s,fcvt.w.d	R Convert from 64b Int Unsign	nedF[rd] = tlost(R[rs1](63:0)) $R[rd](31:0) = integer(F[rs1])$	2,
		Load Word Unsigned	R[rd] = (32'b0,M[R[rs1]+imm](31:0))	L TOWN	fevt.l.s, fevt.l.d	R Convert to 64b Integer	R[rd](63:0) = integer(F[rsf])	
	R	OR Immediate	R[rd] = R[rs1]   R[rs2] $R[rd] = R[rs1]   imm$		fcor.wu.s,foot.wu.d	R Convert to 32b Int Unsigned	THE COURSE HE WAS A STATE OF THE PARTY OF TH	2,
	s	OR Immediate Store Byte	M[R[rs1]+imm](7:0) = R[rs2](7:0)		RV64A Atomic Extensio	R Convert to 646 Int Unsigned	1 R[rd](63:0) = integer(F[rs1])	2
	S	Store Doubleword	M[R[rs1]+imm](63:0) = R[rs2](63:0)	1	amoadd, w, amoadd, d	R ADD	Rind - MiRini B	941
alle	1714 PH	Store Halfword Shift Left (Word)	M[R[rs1]+imm](15:0) = R[rs2](15:0) R[rd] = R[rs1] << R[rs2]	n	amound.w, amound.d	R AND	M[R(m1)] = M[R(m1)] + R[m2] $R[m] = M[R(m1)].$	三 100%
silie	1	Shift Left Immediate (Word)	R[rd] = R[rs1] << imm	1)	amomax.w,amomax.d	R MAXImum	M(R(a1)) = M(R(a1)) & R(a2) R(a) = M(R(a1)).	
	STATE OF THE PARTY	Set Less Than	R[rd] = (R[rs1] < R[rs2])?1:0		amomaxu.w,amomaxu.d	R MAXimum Unsigned	if (Rinz) > MiRies   D MiRies     "Ri   Rind = MiRies   II.	2
		Set Less Than Immediate Set < Immediate Unsigned	R[rd] = (R[rs1] < lmm)?1:0 R[rd] = (R[rs1] < lmm)?1:0	2)	amomin.w, amomin.d	R Minimum	If (RIM) - MIRINII) MIRINIII - RI RIM - MIRINII).	re2)
	-	Set Less Than Unsigned	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0	2)	ameminu.w.amominu.d	R MINimum Unsigned	if (R[m2] < M[R[m1]D M[R[m1]] = R R[m] = M[R[m1]].	
raw	100 P 100 P	Shift Right Arithmetic (Word)	R[m] = R[m1] >> R[m2]	1,5)	amoor, w, amoor, d	R OR	if (R[m2] < M(R[m1]) M(R[m1]) - R R[m] = M[R[m1]],	[62]
erain Fin	1000	Shift Right Arith Imm (Word) Shift Right (Word)	$R[rd] = R[rs1] \gg imm$ $R[rd] = R[rs1] \gg R[rs2]$	1.5)	впозивр. м, впознар. d	R SWAP	M[R[m]] = M[R[m]]   R[m2] R[m] = M[R[m]] L M[R[m]] = R[	F21
erliw	CHI MILITARI	Shift Right Immediate (Word)	<b>国际公司的</b> 自己的自己的。	11	amoxor.w,amoxor.d	R XOR	R[rd] = MIR[mi]]	
rubw	R	SUBtract (Word)	R[rd] = R[rs1] - R[rs2]	1)	1r.w.1r.d	R Losd Reserved	MIR[m]] = M[R[m]] = R[m2] R[m] = M[R[m]].	1
	10000	Store Word XOR	M[R[rs1]+fmm](31;0) = R[rs2](31;0) $R[rd] = R[rs1] ^ R[rs2]$		sc.w,sc.d	R Store	reservation on M(R(m)) = R(m2).	
	M-1	XOR Inumediate	$R[rd] = R[rs1] \wedge imm$	100		Conditional	Rind) = 0; else Rind] = 1	
	Word	version only operates on the ri	ghtmost 32 bits of a 64-bit registers		CORE INSTRUCTIO		"大方元"(《五卷》)	
3) The li	east s	assumes unsigned integers (in ignificant bit of the branch add	dress in Jair is set to 0			26 25 24 20 19	15 14 12 11 7	6
4) (signi	ed) Lo	and instructions extend the sign	n bit of data to fill the 64-bit register		R funct7		funcia rd	Opcode
6). Multi	או עום	ith one operand signed and on	est bits of the result during right shift a unsigned		8 imm[11:5]	Charles and the Control of the Contr	funct3 rd	opende
7) The S	ingle	version does a single-precisio	n operation using the rightmost 32 bits	of a 64-	SB imm[12]10:	Control of the Contro	functa imp[4:1]1	1 opcode
8) Class	thy wi	thes a 10-bli mask to show wh	ich properties are true (e.g., -inf0.+0	), +(nf.	U	:lmm(31:12)	7	opcode
deno	TEL		an interpose itself between the read an		UJ	imm[20 10:1 11 19:12]	nt	opcode

C 2018 by Elsevier, Inc. All rights reserved. From Patterson and Hernessy, Computer Organization and Design. The Hardware Software Interface. RISC V. Editor

