

CS 4100 Computer Architecture

Midterm Exam

10:10 a.m. ~ 12:20 p.m.

April 23, 2019

1. (6 points) Explain the following terms:

- (a) Yield
- (b) Amdahl's law
- (c) Stored-program concept

2. (8 points) Answer TRUE or FALSE.

- (a) There is at least one RISC-V instruction that can directly store a result of an ALU calculation into memory.
- (b) If we have only one or two parameters to send to a non-recursive C function, then in the corresponding RISC-V code, we can use registers and do not need to use the stack for the parameter(s).
- (c) Overflow will never occur if two 2's complement numbers of different signs are added.
- (d) In the IEEE 754 single precision format, any floating-point number whose exponent bits are all 0 represents the decimal number 1.

3. (6 points) There are three instruction-set-architecture design principles: 1. Simplicity favors regularity, 2. Smaller is faster, 3. Good design demands good compromises. Please give one RISC-V example for each of the principle.

4. (15 points) Consider an instruction set whose instructions are divided into four classes: A, B, C, and D. Suppose P1 and P2 are two different processors implementing this instruction set. P1 has a clock rate of 2GHz and CPIs of 1, 1, 2, and 4 for instructions respectively in classes A, B, C, and D. P2 has a clock rate of 3GHz and CPIs of 2, 3, 3, and 4 for instructions respectively in classes A, B, C, and D. There is a program with an instruction count of $1.0E6$ and its instruction mix is as follows: 40% class A, 20% class B, 20% class C, and 20% class D.

- (a) (4 points) What is the average CPI of this program on each processor?
- (b) (4 points) What is the number of clock cycles of this program on each processor?
- (c) (3 points) Which processor is faster when running this program? Why?
- (d) (4 points) Suppose if this program is now run on processor P1 you want this program to run 1.5 times faster by reducing the CPI for instruction in class D.

What should the new CPI be for instructions in class D?

5. (10 points) Consider the conversion between RISC-V machine instructions and assembly instructions.

(a) (5 points) Give the instruction type and assembly instruction for the following RISC-V machine instruction:

0000 0000 0111 1110 1011 1000 0010 0011 5d.

(b) (5 points) Give the instruction type and hexadecimal representation of the following RISC-V assembly instruction, where 0x2000 denotes the hexadecimal number 2000_{hex}:

beq x10, x11, 0x2000

6. (10 points) Assume that registers x29 and x30 hold the values A7496AC74FE04DD1_{hex} and E201904229487696_{hex}, respectively.

(a) (4 points) What is the hexadecimal value of register x28 after the following instructions execute?

srai x29, x29, 8

or x28, x30, x29

(b) (6 points) What is the hexadecimal value of register x28 after the following instructions execute? Does the value in x28 have the desired result, or has there been overflow? Why?

slli x28, x29, 16

add x28, x28, x30

7. (10 points) Translate the following C code to RISC-V assembly code. Assume that the values of m, n, i, and j are in registers x3, x4, x11, and x12, respectively. Also, assume that each element of array D is a 4-byte integer and register x14 holds the base address of D.

for (i=0; i<m; i++)

for (j=0; j<n; j++)

D[i] = D[i] + 4*i*j;

8. (15 points) Consider the IEEE 754 floating-point standard and its arithmetic operations.

(a) (6 points) Represent the decimal numbers 4.5 and -6.25 in the IEEE 754 single precision format.

(b) (4 points) Calculate 4.5 + (-6.25). The result should be written in the IEEE 754 single precision format.

(c) (5 points) Calculate $4.5 * (-6.25)$. The result should be written in the IEEE 754 single precision format.

9. (15 points) This problem is about arithmetic and logical circuits.

(a) (5 points) In class we have described a 64-bit ALU whose block diagram is shown below (Fig. 9-1).




Fig. 9-1

If we ignore the slt (set-less-than) operation and change the function specification of the ALU as follows, what will the new ALU look like for bit 0?

Operation	ALUop
add	1111
sub	1011
and	1110
or	1101
nor	0010

Hint: You can modify the 1-bit ALU introduced in class (Fig. 9-2) to derive your circuit.




Fig. 9-2

(b) (10 points) The multiply hardware (Fig. 9-3) and algorithm (Fig. 9-4) have been introduced in class for performing 64-bit multiplication on unsigned integers. Now consider a 4-bit version of this hardware, and use it to calculate $0010 * 0101$. You must show all steps which are executed in each iteration.




Fig. 9-3




Fig. 9-4

10. (5 points) In class we have described a 16-bit two-level carry lookahead adder shown below (Fig. 10-1). Given two 16-bit binary numbers $A[15:0] = 0001\ 1010\ 0011\ 0011$ and $B[15:0] = 1110\ 0101\ 1110\ 1011$, show how this adder produces the value of C8.




Fig. 10-1

RV64I BASE INSTRUCTION INSTRUCTIONS, in alphabetical order

MNEMONIC	FMT	NAME	DESCRIPTION (in Verilog)	NOTE
add, addw	R	ADD (Word)	$R[rd] = R[rs1] + R[rs2]$	1)
addi, addiw	I	ADD Immediate (Word)	$R[rd] = R[rs1] + imm$	1)
and	R	AND	$R[rd] = R[rs1] \& R[rs2]$	
andi	I	AND Immediate	$R[rd] = R[rs1] \& imm$	
auipc	U	Add Upper Immediate to PC	$R[rd] = PC + (imm, 12'b0)$	
bne	SB	Branch Equal	$if(R[rs1] \neq R[rs2])$ $PC = PC + (imm, 1b'0)$	
bge	SB	Branch Greater than or Equal	$if(R[rs1] \geq R[rs2])$ $PC = PC + (imm, 1b'0)$	
bgeu	SB	Branch \geq Unsigned	$if(R[rs1] \geq_u R[rs2])$ $PC = PC + (imm, 1b'0)$	2)
blt	SB	Branch Less Than	$if(R[rs1] < R[rs2])$ $PC = PC + (imm, 1b'0)$	
bltu	SB	Branch Less Than Unsigned	$if(R[rs1] <_u R[rs2])$ $PC = PC + (imm, 1b'0)$	2)
bne	SB	Branch Not Equal	$if(R[rs1] \neq R[rs2])$ $PC = PC + (imm, 1b'0)$	
csrc	I	Cont./Stat.RegRead&Clear	$R[rd] = CSR; CSR = CSR \& \sim R[rs1]$	
csrci	I	Cont./Stat.RegRead&Clear Imm	$R[rd] = CSR; CSR = CSR \& \sim imm$	
csrrs	I	Cont./Stat.RegRead&Set	$R[rd] = CSR; CSR = CSR R[rs1]$	
csrrsi	I	Cont./Stat.RegRead&Set Imm	$R[rd] = CSR; CSR = CSR imm$	
csrrw	I	Cont./Stat.RegRead&Write	$R[rd] = CSR; CSR = R[rs1]$	
csrrwi	I	Cont./Stat.Reg Read&Write Imm	$R[rd] = CSR; CSR = imm$	
ebreak	I	Environment BREAK	Transfer control to debugger	
ecall	I	Environment CALL	Transfer control to operating system	
fence	I	Synch thread	Synchronizes threads	
fence.i	I	Synch Instr & Data	Synchronizes writes to instruction stream	
jal	UJ	Jump & Link	$R[rd] = PC + 4; PC = PC + (imm, 1b'0)$	
jalr	I	Jump & Link Register	$R[rd] = PC + 4; PC = R[rs1] + imm$	3)
lb	I	Load Byte	$R[rd] = \{56'b0, M[R[rs1] + imm](7:0)\}$	4)
lbu	I	Load Byte Unsigned	$R[rd] = \{56'b0, M[R[rs1] + imm](7:0)\}$	
ld	I	Load Doubleword	$R[rd] = M[R[rs1] + imm](63:0)$	
lh	I	Load Halfword	$R[rd] = \{48'b0, M[R[rs1] + imm](15:0)\}$	4)
lhu	I	Load Halfword Unsigned	$R[rd] = \{48'b0, M[R[rs1] + imm](15:0)\}$	
lui	U	Load Upper Immediate	$R[rd] = \{32'b0, imm, 12'b0\}$	
lw	I	Load Word	$R[rd] = \{32'b0, M[R[rs1] + imm](31:0)\}$	4)
lwu	I	Load Word Unsigned	$R[rd] = \{32'b0, M[R[rs1] + imm](31:0)\}$	
or	R	OR	$R[rd] = R[rs1] R[rs2]$	
ori	I	OR Immediate	$R[rd] = R[rs1] imm$	
sb	S	Store Byte	$M[R[rs1] + imm](7:0) = R[rs2](7:0)$	
sd	S	Store Doubleword	$M[R[rs1] + imm](63:0) = R[rs2](63:0)$	
sh	S	Store Halfword	$M[R[rs1] + imm](15:0) = R[rs2](15:0)$	
sll, sllw	R	Shift Left (Word)	$R[rd] = R[rs1] \ll R[rs2]$	1)
slli, slliw	I	Shift Left Immediate (Word)	$R[rd] = R[rs1] \ll imm$	1)
slt	R	Set Less Than	$R[rd] = (R[rs1] < R[rs2]) ? 1 : 0$	
slti	I	Set Less Than Immediate	$R[rd] = (R[rs1] < imm) ? 1 : 0$	
sltiu	I	Set < Immediate Unsigned	$R[rd] = (R[rs1] <_u imm) ? 1 : 0$	2)
sltu	R	Set Less Than Unsigned	$R[rd] = (R[rs1] <_u R[rs2]) ? 1 : 0$	2)
sra, sraw	R	Shift Right Arithmetic (Word)	$R[rd] = R[rs1] \gg R[rs2]$	1,5)
srai, srawi	I	Shift Right Arith Imm (Word)	$R[rd] = R[rs1] \gg imm$	1,5)
srl, srlw	R	Shift Right (Word)	$R[rd] = R[rs1] \gg R[rs2]$	1)
sri, srlwi	I	Shift Right Immediate (Word)	$R[rd] = R[rs1] \gg imm$	1)
sub, subw	R	SUBtract (Word)	$R[rd] = R[rs1] - R[rs2]$	1)
sw	S	Store Word	$M[R[rs1] + imm](31:0) = R[rs2](31:0)$	
xor	R	XOR	$R[rd] = R[rs1] \wedge R[rs2]$	
xori	I	XOR Immediate	$R[rd] = R[rs1] \wedge imm$	

- Notes: 1) The Word version only operates on the rightmost 32 bits of a 64-bit registers
 2) Operation assumes unsigned integers (instead of 2's complement)
 3) The least significant bit of the branch address in jalr is set to 0
 4) (signed) Load instructions extend the sign bit of data to fill the 64-bit register
 5) Replicates the sign bit to fill in the leftmost bits of the result during right shift
 6) Multiply with one operand signed and one unsigned
 7) The Single version does a single-precision operation using the rightmost 32 bits of a 64-bit F register
 8) Classify writes a 10-bit mask to show which properties are true (e.g., -inf, -0, +0, +inf, denorm, ...)
 9) Atomic memory operation, nothing else can interpose itself between the read and the write of the memory location
 The immediate field is sign-extended in RISC-V

ARITHMETIC CORE INSTRUCTION SET

RV64M Multiply Extension

MNEMONIC	FMTNAME	DESCRIPTION (in Verilog)	NOTE
mul, mulw	R	MULTiply (Word)	$R[rd] = R[rs1] * R[rs2](63:0)$ 1)
mulh	R	MULTiply upper Half	$R[rd] = R[rs1] * R[rs2](127:64)$ 6)
mulhsu	R	MULTiply upper Half Sign/Unsign	$R[rd] = R[rs1] * R[rs2](127:64)$ 2)
mulhu	R	MULTiply upper Half Unsigned	$R[rd] = R[rs1] * R[rs2](127:64)$ 1)
div, divw	R	DIVide (Word)	$R[rd] = R[rs1] / R[rs2]$ 2)
divu	R	DIVide Unsigned	$R[rd] = R[rs1] / R[rs2]$ 1)
rem, remw	R	REMAinder (Word)	$R[rd] = R[rs1] \% R[rs2]$ 1,2)
remu, remuw	R	REMAinder Unsigned (Word)	$R[rd] = R[rs1] \% R[rs2]$

RV64F and RV64D Floating-Point Extensions

MNEMONIC	FMTNAME	DESCRIPTION (in Verilog)	NOTE
fld, flw	I	Load (Word)	$F[rd] = M[R[rs1] + imm]$ 1)
fsw, fsw	S	Store (Word)	$M[R[rs1] + imm] = F[rd]$ 1)
fadd.s, fadd.d	R	ADD	$F[rd] = F[rs1] + F[rs2]$ 7)
fsub.s, fsub.d	R	SUBtract	$F[rd] = F[rs1] - F[rs2]$ 7)
fmul.s, fmul.d	R	MULTiply	$F[rd] = F[rs1] * F[rs2]$ 7)
fdiv.s, fdiv.d	R	DIVide	$F[rd] = F[rs1] / F[rs2]$ 7)
fsqrt.s, fsqrt.d	R	SQure Root	$F[rd] = \sqrt{F[rs1]}$ 7)
fmad.s, fmad.d	R	Multiply-ADD	$F[rd] = F[rs1] * F[rs2] + F[rs3]$ 7)
fmsub.s, fmsub.d	R	Multiply-SUBtract	$F[rd] = F[rs1] * F[rs2] - F[rs3]$ 7)
fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[rd] = -(F[rs1] * F[rs2] - F[rs3])$ 7)
fmsub.s, fmsub.d	R	Negative Multiply-ADD	$F[rd] = -(F[rs1] * F[rs2] + F[rs3])$ 7)
fsgnj.s, fsgnj.d	R	SIGN source	$F[rd] = (F[rs1] < 0) ? F[rs2] : F[rs1]$ 7)
fsgnj.s, fsgnj.d	R	Negative SIGN source	$F[rd] = (-F[rs1] < 0) ? F[rs2] : -F[rs1]$ 7)
fsgnj.s, fsgnj.d	R	Xor SIGN source	$F[rd] = (F[rs1] < 0) ? F[rs2] : -F[rs1]$ 7)
fmin.s, fmin.d	R	MINimum	$F[rd] = (F[rs1] < F[rs2]) ? F[rs1] : F[rs2]$ 7)
fmax.s, fmax.d	R	MAXimum	$F[rd] = (F[rs1] > F[rs2]) ? F[rs1] : F[rs2]$ 7)
feq.s, feq.d	R	Compare Float Equal	$R[rd] = (F[rs1] == F[rs2]) ? 1 : 0$ 7)
flt.s, flt.d	R	Compare Float Less Than	$R[rd] = (F[rs1] < F[rs2]) ? 1 : 0$ 7)
fle.s, fle.d	R	Compare Float Less than or =	$R[rd] = (F[rs1] <= F[rs2]) ? 1 : 0$ 7)
fcvt.s, fcvt.d	R	Classify Type	$R[rd] = \text{class}(F[rs1])$ 7,8)
fmv.s.x, fmv.d.x	R	Move from Integer	$F[rd] = R[rs1]$ 7)
fmv.x.s, fmv.x.d	R	Move to Integer	$R[rd] = F[rs1]$ 7)
fcvt.s.d	R	Convert from DP to SP	$F[rd] = \text{single}(F[rs1])$
fcvt.d.s	R	Convert from SP to DP	$F[rd] = \text{double}(F[rs1])$
fcvt.s.w, fcvt.d.w	R	Convert from 32b Integer	$F[rd] = \text{float}(R[rs1])(31:0)$ 7)
fcvt.s.l, fcvt.d.l	R	Convert from 64b Integer	$F[rd] = \text{float}(R[rs1])(63:0)$ 7)
fcvt.s.wu, fcvt.d.wu	R	Convert from 32b Int Unsigned	$F[rd] = \text{float}(R[rs1])(31:0)$ 2,7)
fcvt.s.lu, fcvt.d.lu	R	Convert from 64b Int Unsigned	$F[rd] = \text{float}(R[rs1])(63:0)$ 2,7)
fcvt.w.s, fcvt.w.d	R	Convert to 32b Integer	$R[rd](31:0) = \text{integer}(F[rs1])$ 7)
fcvt.l.s, fcvt.l.d	R	Convert to 64b Integer	$R[rd](63:0) = \text{integer}(F[rs1])$ 7)
fcvt.wu.s, fcvt.wu.d	R	Convert to 32b Int Unsigned	$R[rd](31:0) = \text{integer}(F[rs1])$ 2,7)
fcvt.lu.s, fcvt.lu.d	R	Convert to 64b Int Unsigned	$R[rd](63:0) = \text{integer}(F[rs1])$ 2,7)

RV64A Atomic Extension

MNEMONIC	FMTNAME	DESCRIPTION (in Verilog)	NOTE
amoadd.w, amoadd.d	R	ADD	$R[rd] = M[R[rs1]]$ $M[R[rs1]] = M[R[rs1]] + R[rs2]$ 9)
amoand.w, amoand.d	R	AND	$R[rd] = M[R[rs1]]$ $M[R[rs1]] = M[R[rs1]] \& R[rs2]$ 9)
amomax.w, amomax.d	R	MAXimum	$R[rd] = M[R[rs1]]$ $if(R[rs2] > M[R[rs1]]) M[R[rs1]] = R[rs2]$ 9)
amomaxu.w, amomaxu.d	R	MAXimum Unsigned	$R[rd] = M[R[rs1]]$ $if(R[rs2] >_u M[R[rs1]]) M[R[rs1]] = R[rs2]$ 2,9)
amomin.w, amomin.d	R	MINimum	$R[rd] = M[R[rs1]]$ $if(R[rs2] < M[R[rs1]]) M[R[rs1]] = R[rs2]$ 9)
amominu.w, amominu.d	R	MINimum Unsigned	$R[rd] = M[R[rs1]]$ $if(R[rs2] <_u M[R[rs1]]) M[R[rs1]] = R[rs2]$ 2,9)
amoor.w, amoor.d	R	OR	$R[rd] = M[R[rs1]]$ $M[R[rs1]] = M[R[rs1]] R[rs2]$ 9)
amoswap.w, amoswap.d	R	SWAP	$R[rd] = M[R[rs1]]$ $M[R[rs1]] = M[R[rs1]] \wedge R[rs2]$ 9)
amoxor.w, amoxor.d	R	XOR	$R[rd] = M[R[rs1]]$ $M[R[rs1]] = M[R[rs1]] \wedge R[rs2]$ 9)
lr.w, lr.d	R	Load Reserved	$R[rd] = M[R[rs1]]$ reservation on $M[R[rs1]]$
sc.w, sc.d	R	Store Conditional	$if \text{ reserved } M[R[rs1]] = R[rs2]$ $R[rd] = 0, \text{ else } R[rd] = 1$

CORE INSTRUCTION FORMATS

	31	27	26	25	24	20	19	15	14	12	11	7	6	0
R	funct7				rs2	rs1	funct3				rd	Opcode		
I	imm[11:0]				rs2	rs1	funct3				rd	Opcode		
S	imm[11:5]				rs2	rs1	funct3				imm[4:0]	opcode		
SB	imm[12:0:5]				rs2	rs1	funct3				imm[4:1:1]	opcode		
U	imm[31:12]										rd	opcode		
UJ	imm[20:10:11:19:12]										rd	opcode		

PSEUDO INSTRUCTIONS

MNEMONIC	NAME	DESCRIPTION	USES
beqz	Branch = zero	$\text{if}(\text{R}[\text{rs1}] = 0) \text{PC} = \text{PC} + \{\text{imm}, 1\text{b}0\}$	beq
bnez	Branch \neq zero	$\text{if}(\text{R}[\text{rs1}] \neq 0) \text{PC} = \text{PC} + \{\text{imm}, 1\text{b}0\}$	bne
fabsw, fabd	Absolute Value	$\text{F}[\text{rd}] = (\text{F}[\text{rs1}] < 0) ? -\text{F}[\text{rs1}] : \text{F}[\text{rs1}]$	fsgnsw, fsgnd
fsw, fd	FP Move	$\text{F}[\text{rd}] = \text{F}[\text{rs1}]$	fsgnsw, fsgnd
fnegsw, fnegd	FP negate	$\text{F}[\text{rd}] = -\text{F}[\text{rs1}]$	fsgnsw, fsgnd
j	Jump	$\text{PC} = \{\text{imm}, 1\text{b}0\}$	jal
jal	Jump register	$\text{PC} = \text{R}[\text{rs1}]$	jalr
la	Load address	$\text{R}[\text{rd}] = \text{address}$	auipc
li	Load imm	$\text{R}[\text{rd}] = \text{imm}$	addi
mv	Move	$\text{R}[\text{rd}] = \text{R}[\text{rs1}]$	addi
neg	Negate	$\text{R}[\text{rd}] = -\text{R}[\text{rs1}]$	sub
nop	No operation	$\text{R}[\text{rd}] = \text{R}[\text{rs1}]$	addi
not	Not	$\text{R}[\text{rd}] = \sim \text{R}[\text{rs1}]$	xori
ret	Return	$\text{PC} = \text{R}[\text{t1}]$	jalr
seql	Set = zero	$\text{R}[\text{rd}] = (\text{R}[\text{rs1}] = 0) ? 1 : 0$	sltiu
seql	Set \neq zero	$\text{R}[\text{rd}] = (\text{R}[\text{rs1}] \neq 0) ? 1 : 0$	sltiu

OPCODES IN NUMERICAL ORDER BY OPCODE

MNEMONIC	FMT	OPCODE	FUNCT3	FUNCT7 OR IMM	HEXADECIMAL
lb	I	0000011	000		03/0
lh	I	0000011	001		03/1
lw	I	0000011	010		03/2
ld	I	0000011	011		03/3
lbu	I	0000011	100		03/4
lhu	I	0000011	101		03/5
lwd	I	0000011	110		03/6
fence	I	0001111	000		0F/0
fence.i	I	0001111	001		0F/1
addi	I	0010011	000		13/0
slli	I	0010011	001	0000000	13/1/00
slti	I	0010011	010		13/2
sltiu	I	0010011	011		13/3
xori	I	0010011	100		13/4
srlw	I	0010011	101	0000000	13/5/00
sraiw	I	0010011	101	0100000	13/5/20
ori	I	0010011	110		13/6
andi	I	0010011	111		13/7
auipc	U	0010111			17
addw	I	0011011	000		1B/0
sllw	I	0011011	001	0000000	1B/1/00
srlw	I	0011011	100	0000000	1B/5/00
sraw	I	0011011	101	0100000	1B/5/20
sb	S	0100011	000		23/0
sh	S	0100011	001		23/1
sw	S	0100011	010		23/2
sd	S	0100011	011		23/3
add	R	0110011	000	0000000	33/0/00
sub	R	0110011	000	0100000	33/0/20
sll	R	0110011	001	0000000	33/1/00
slt	R	0110011	010	0000000	33/2/00
sltu	R	0110011	011	0000000	33/3/00
xor	R	0110011	100	0000000	33/4/00
srl	R	0110011	101	0000000	33/5/00
sra	R	0110011	101	0100000	33/5/20
or	R	0110011	110	0000000	33/6/00
and	R	0110011	111	0000000	33/7/00
lui	U	0110111			37
addw	R	0111011	000	0000000	3B/0/00
subw	R	0111011	000	0100000	3B/0/20
sllw	R	0111011	001	0000000	3B/1/00
srlw	R	0111011	101	0000000	3B/5/00
sraw	R	0111011	101	0100000	3B/5/20
beq	SB	1100011	000		63/0
bne	SB	1100011	001		63/1
blt	SB	1100011	100		63/4
bge	SB	1100011	101		63/5
bltu	SB	1100011	110		63/6
bgeu	SB	1100011	111		63/7
jalr	I	1100111	000		67/0
jal	U	1101111			6F
ecall	I	1110011	000	000000000000	73/0/000
ebreak	I	1110011	000	000000000001	73/0/001
csrrw	I	1110011	001		73/1
csrrs	I	1110011	010		73/2
csrrc	I	1110011	011		73/3
csrrwi	I	1110011	101		73/5
csrrsi	I	1110011	110		73/6
csrrci	I	1110011	111		73/7


REGISTER NAME, USE, CALLING CONVENTION

REGISTER	NAME	USE	SAVER
x0	zero	The constant value 0	N.A.
x1	ra	Return address	Caller
x2	sp	Stack pointer	---
x3	gp	Global pointer	---
x4	tp	Thread pointer	Caller
x5-x7	t0-t2	Temporaries	Callee
x8	s0/fp	Saved register/Frame pointer	Callee
x9	s1	Saved register	Caller
x10-x11	s0-s1	Function arguments/Return values	Caller
x12-x17	a2-a7	Function arguments	Callee
x18-x27	s2-s11	Saved registers	Callee
x28-x31	t3-t6	Temporaries	Callee
f0-f7	ft0-ft7	FP Temporaries	Callee
f8-f9	fs0-fs1	FP Saved registers	Caller
f10-f11	fa0-fa1	FP Function arguments/Return values	Caller
f12-f17	fa2-fa7	FP Function arguments	Callee
f18-f27	fs2-fs11	FP Saved registers	Callee
f28-f31	ft8-ft11	$\text{R}[\text{rd}] = \text{R}[\text{rs1}] + \text{R}[\text{rs2}]$	Caller

IEEE 754 FLOATING-POINT STANDARD


$(-1)^s \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$
 where Half-Precision Bias = 15, Single-Precision Bias = 127,
 Double-Precision Bias = 1023, Quad-Precision Bias = 16383

IEEE Half-, Single-, Double-, and Quad-Precision Formats:



MEMORY ALLOCATION

SP → 0000 003f mmm mmm



SIZE PREFIXES AND SYMBOLS

SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
10^3	Kilo-	K	2^{10}	Kibi-	Ki
10^6	Mega-	M	2^{20}	Mebi-	Mi
10^9	Giga-	G	2^{30}	Gibi-	Gi
10^{12}	Tera-	T	2^{40}	Tebi-	Ti
10^{15}	Peta-	P	2^{50}	Pebi-	Pi
10^{18}	Exa-	E	2^{60}	Exbi-	Ei
10^{21}	Zetta-	Z	2^{70}	Zebi-	Zi
10^{24}	Yotta-	Y	2^{80}	Yobi-	Yi
10^{-3}	milli-	m	10^{-15}	femto-	f
10^{-6}	micro-	μ	10^{-18}	atto-	a
10^{-9}	nano-	n	10^{-21}	zepto-	z
10^{-12}	pico-	p	10^{-24}	yocto-	y