		E	>	ISC-V	,	1	ARITHMETIC CORI		STRUCTION	SET			2
		-	-		Reference	Data	RV64M Multiply Extens						
	RV64I BA	SE II	NTE	GER INSTRUCTIONS, in a	lphabetical order		MNEMONIC		ΓNAME		DESCRIPTIO	ON (in Verilog)	NOTE
	MNEMO				DESCRIPTION (in Verilog)	NOTE	mul, mulw		MULtiply (Word		R[rd] = (R[rs1] *	R[rs2])(63:0)	1)
	add, addw		R	ADD (Word)	R[rd] = R[rs1] + R[rs2]	1)	mulh		MULtiply upper I		R[rd] = (R[rs1] *		
	addi, add	iw	I	ADD Immediate (Word)	R[rd] = R[rs1] + imm	1)	mulhsu		MULtiply upper I				6)
	and			AND	R[rd] = R[rs1] & R[rs2]	-/	mulhu	R	MULtiply upper I Unsigned	Half	R[rd] = (R[rs1] *	R[rs2])(127:64)	2)
	andi		I	AND Immediate	R[rd] = R[rs1] & imm		div, divw	R	DIVide (Word)		R[rd] = (R[rs1] /	R(rs21)	1)
	auipc		U	Add Upper Immediate to PC			divu		DIVide Unsigned		R[rd] = (R[rs1] /		1)
	beq			Branch EQual	if(R[rs1]==R[rs2)		rem, remw	R	REMainder (Wor		R[rd] = (R[rs1] %		2)
					PC=PC+{imm,1b'0}		remu, remuw		REMainder Unsig		R[rd] = (R[rs1])		1)
	bge		SB	Branch Greater than or Equal			RV64F and RV64D Floa				refrail feelings	0 1([32])	1,2)
					PC=PC+{imm,1b'0}		fld, flw		Load (Word)	1115	Efrell - MfDf-13		
	bgeu		SB	Branch ≥ Unsigned	if(R[rs1]>=R[rs2)	2)	fsd, fsw		Store (Word)		F[rd] = M[R[rs1]		1)
					PC=PC+{imm,1b'0}		fadd.s, fadd.d		ADD		M[R[rs1]+imm]		1)
	blt		SB	Branch Less Than	if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}</td"><td></td><td></td><td></td><td></td><td></td><td>F[rd] = F[rs1] + I</td><td></td><td>7)</td></r[rs2)>						F[rd] = F[rs1] + I		7)
	bltu		SB	Branch Less Than Unsigned	if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}</td"><td>2)</td><td>fsub.s, fsub.d</td><td></td><td>SUBtract</td><td></td><td>F[rd] = F[rs1] - F</td><td></td><td>7)</td></r[rs2)>	2)	fsub.s, fsub.d		SUBtract		F[rd] = F[rs1] - F		7)
	bne		SB	Branch Not Equal	if(R[rs1]!=R[rs2) PC=PC+{imm,1b'0}		fmul.s, fmul.d		MULtiply		F[rd] = F[rs1] * I		7)
	csrrc		I	Cont./Stat.RegRead&Clear	$R[rd] = CSR; CSR = CSR \& \sim R[rs1]$		fdiv.s, fdiv.d		DIVide		F[rd] = F[rs1] / F		7)
1	csrrci			Cont./Stat.RegRead&Clear	R[rd] = CSR;CSR = CSR & ~imm		fsqrt.s,fsqrt.d		SQuare RooT		F[rd] = sqrt(F[rs1]	D)	7)
				Imm	Tel contest contest mini		fmadd.s, fmadd.d	R	Multiply-ADD		F[rd] = F[rs1] * F	[rs2] + F[rs3]	7)
-	csrrs		I	Cont./Stat.RegRead&Set	R[rd] = CSR; CSR = CSR R[rs1]		fmsub.s,fmsub.d	R	Multiply-SUBtrac	t	F[rd] = F[rs1] * F	[rs2] - F[rs3]	7)
	csrrsi		I	Cont./Stat.RegRead&Set	R[rd] = CSR; CSR = CSR imm		fmnsub.s, fmnsub.d	R	Negative Multiply	-SUBtract	F[rd] = -(F[rs1]	F[rs2] - F[rs3])	7)
				Imm	riging core core mini		fmnadd.s,fmnadd.d	R	Negative Multiply	-ADD	$F[rd] = -(F[rs1])^{\alpha}$	F[rs2] + F[rs3])	7)
(csrrw		1	Cont./Stat.RegRead&Write	R[rd] = CSR; CSR = R[rs1]		fsgnj.s,fsgnj.d	R	SiGN source		F[rd] = { F[rs2]<	63>,F[rs1]<62:0>)	7)
	csrrwi			Cont./Stat.Reg Read&Write	R[rd] = CSR; CSR = imm		fsgnjn.s,fsgnjn.d	R	Negative SiGN so	urce	$F[rd] = \{ (\sim F[rs2])$	<63>),	7)
	ebreak			Imm			fsgnjx.s,fsgnjx.d	R	Xor SiGN source		F[rs1]<62:0>} F[rd] = {F[rs2]<6		7)
				Environment BREAK	Transfer control to debugger						F[rs1]<62:0>}		9
	ecall			Environment CALL	Transfer control to operating system		fmin.s, fmin.d	R	MINimum		F[rd] = (F[rs1] < F[rs2]	F[rs2]) ? F[rs1] :	7)
	fence.i			Synch thread Synch Instr & Data	Synchronizes threads Synchronizes writes to instruction		fmax.s,fmax.d	R	MAXimum		F[rd] = (F[rs1] > 1)	F[rs2]) ? F[rs1] :	7)
					stream		feq.s,feq.d	R	Compare Float EC	oual	F[rs2] $R[rd] = (F[rs1] =$	Firs2D 2 1 - 0	7)
-	jal		UJ	Jump & Link	$R[rd] = PC+4; PC = PC + \{imm, 1b'0\}$		flt.s,flt.d		Compare Float Le		R[rd] = (F[rs1] < 1		7)
	jalr			Jump & Link Register	R[rd] = PC+4; $PC = R[rs1]+imm$	3)	fle.s, fle.d	R	Compare Float Le		R[rd] = (F[rs1] <		7)
	Lb			Load Byte	R[rd] =	4)	fclass.s,fclass.d		Classify Type	oo tiluii Oi			7)
					{56'bM[](7),M[R[rs1]+imm](7:0)}	+)					R[rd] = class(F[rs	(1)	7,8)
1	Lbu		I	Load Byte Unsigned	$R[rd] = \{56'b0, M[R[rs1] + imm](7:0)\}$		fmv.s.x,fmv.d.x		Move from Integer		F[rd] = R[rs1]		7)
1	ld			Load Doubleword	R[rd] = M[R[rs1] + imm](63:0)		fmv.x.s,fmv.x.d		Move to Integer		R[rd] = F[rs1]		7)
	Lh			Load Halfword	R[rd] =		fcvt.s.d	R	Convert from DP t	o SP	F[rd] = single(F[r]	s1])	
			1	Load Hallword	{48'bM[](15),M[R[rs1]+imm](15:0)}	4)	fcvt.d.s	R	Convert from SP to	o DP	F[rd] = double(F[rs1])	
1	hu		I	Load Halfword Unsigned			fcvt.s.w,fcvt.d.w	R	Convert from 32b	Integer	F[rd] = float(R[rs	1](31:0))	7)
1	ui			Load Upper Immediate	$R[rd] = \{48'b0, M[R[rs1] + imm](15:0)\}$		fcvt.s.l,fcvt.d.l	R	Convert from 64b	Integer	F[rd] = float(R[rs	1](63:0))	7)
	W			Load Word	R[rd] = {32b'imm<31>, imm, 12'b0}	43	fcvt.s.wu,fcvt.d.wu	R	Convert from 32b	Int Unsigned	F[rd] = float(R[rs	1](31:0))	2,7)
			1	Load word	R[rd] =	4)	fcvt.s.lu,fcvt.d.lu	R	Convert from 64b	Int Unsigned	F[rd] = float(R[rs	1](63:0))	2,7)
1	wu		1	Load Word Unsigned	{32'bM[](31),M[R[rs1]+imm](31:0)}		fcvt.w.s,fcvt.w.d	R	Convert to 32b Into	eger	R[rd](31:0) = inte	ger(F[rs1])	7)
	or			Load Word Unsigned OR	$R[rd] = \{32'b0,M[R[rs1]+imm](31:0)\}$		fcvt.l.s,fcvt.l.d	R	Convert to 64b Inte	eger	R[rd](63:0) = inte	ger(F[rs1])	7)
	rí	T			$R[rd] = R[rs1] \mid R[rs2]$		fort.wu.s, fort.wu.d	R	Convert to 32b Int		R[rd](31:0) = inte		2,7)
	sb	1			$R[rd] = R[rs1] \mid imm$		fcvt.lu.s,fcvt.lu.d		Convert to 64b Int		R[rd](63:0) = inte		
				de la companya della companya della companya de la companya della	M[R[rs1]+imm](7:0) = R[rs2](7:0)		RV64A Atomic Extensio					Berte front/	2,7)
	3d				M[R[rs1]+imm](63:0) = R[rs2](63:0)		amoadd.w,amoadd.d		ADD		R[rd] = M[R[rs1]]		0)
	sh				M[R[rs1]+imm](15:0) = R[rs2](15:0)						M[R[rs1]] = M[R]	rs1]] + R[rs2]	9)
	sll,sllw		R	Shift Left (Word)	R[rd] = R[rs1] << R[rs2]	1)	amoand.w,amoand.d	R	AND		R[rd] = M[R[rs1]]		9)
	slli,slli	LW		Shift Left Immediate (Word)	$R[rd] = R[rs1] \ll imm$	1)	amomax.w,amomax.d	R	MAXimum		M[R[rs1]] = M[R] $R[rd] = M[R[rs1]]$		9)
	slt		R	Set Less Than	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0		amomaxu.w,amomaxu.d				if(R[rs2] > M[R[rs1]]]) M[R[rs1]] = R[rs2]	
5	slti		I	Set Less Than Immediate	R[rd] = (R[rs1] < imm) ? 1 : 0		amomaxu.w, amomaxu.d	R	MAXimum Unsign		R[rd] = M[R[rs1]] if $(R[rs2] > M[R[rs1])$, []]) M[R[rs1]] = R[rs2	2,9)
5	sltiu		I	Set < Immediate Unsigned	R[rd] = (R[rs1] < imm) ? 1 : 0	2)	amomin.w,amomin.d	R	MINimum		R[rd] = M[R[rs1]],		9)
2	sltu		R	Set Less Than Unsigned	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0	2)	amominu.w,amominu.d	D	MINimum Unsigno	vi	$if(R[rs2] \le M[R[rs1]],$ R[rd] = M[R[rs1]],]]) M[R[rs1]] = R[rs2]	September 1
2	sra, sraw		R	Shift Right Arithmetic (Word)	R[rd] = R[rs1] >> R[rs2]	1,5)					if(R[rs2] < M[R[rs1])]]) M[R[rs1]] = R[rs2]	2,9)
5	rai, srai		1	Shift Right Arith Imm (Word)	R[rd] = R[rs1] >> imm	1,5)	amoor.w,amoor.d	R	OR		R[rd] = M[R[rs1]]		9)
5	rl, srlw				R[rd] = R[rs1] >> R[rs2]	1)	amoswap.w,amoswap.d	R	SWAP		M[R[rs1]] = M[R[$R[rd] = M[R[rs1]]$	rs1]] R[rs2] , M[R[rs1]] = R[rs2]	
5	rli, srli			Shift Right Immediate (Word)			amoxor.w,amoxor.d		XOR		R[rd] = M[R[rs1]]		9) 9)
2	ub, subw				R[rd] = R[rs1] - R[rs2]	1)					M[R[rs1]] = M[R[rs1]] ^ R[rs2]	2)
	W					1)	lr.w,lr.d	R	Load Reserved		R[rd] = M[R[rs1]] reservation on $M[I]$		
	or				M[R[rs1]+imm](31:0) = R[rs2](31:0)		sc.w,sc.d		Store		if reserved, M[R[n		
	ori				$R[rd] = R[rs1] \wedge R[rs2]$				Conditional		R[rd] = 0; else R[r	d] = 1	
				XOR Immediate	$R[rd] = R[rs1] ^ imm$		CORP NICES						
1	(otes: 1) 1 2) (me W	tion V	version only operates on the rig	ghtmost 32 bits of a 64-bit registers		CORE INSTRUCTION						
	3) 7	The le	ast si	assumes unsigned integers (ins gnificant bit of the branch add	ress in jale is set to 0			6 2	25 24 20	19 15	14 12	11 7	6 0
	4) (signe	1) Lo	ad instructions extend the vian	bit of data to fill the 64-bit register		R funct7		rs2	rsl	funct3	rd	Opcode
	5) B	Replica	ates i	the sign bit to fill in the leftmos	st bits of the result during right shift		I imm[11:0]		rsl	funct3	rd	Opcode
	6) A	Multip	ly wi	th one operand signed and one	unsigned		S imm[11:5]		rs2	rs1	funct3	imm[4:0]	opcode
	7) 7	The Si	ngle	version does a single-precision	operation using the rightmost 32 bits of	fa 64-	SB imm[12 10:5]		rs2	rs1	funct3	imm[4:1 11]	opcode
	b	it Fr	egiste	er			U	THE	imm[31:12]	.01	Tunoto		
	8) (Jassii	v wr	ues a 10-bit mask to show whi	ch properties are true le a _inf _0 +0 .	Linet			[21.12]			rd	opcode

	s represent the sign of to fut in the rejunosi ons of the result during right shift				A	TOTTOTO	1.44	Opcour
- 1	5) Multiply with one operand signed and one unsigned	S	imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode
	7) The Single version does a single-precision operation using the rightmost 32 bits of a 64- bit F register	SB	imm[12 10:5]	rs2	rsl	funct3	imm[4:1 11]	opcode
9	8) Classify writes a 10-bit mask to show which properties are true (e.g., -inf, -0,+0, +inf,	U	in	nm[31:12]			rd	opcode
	denorm,)	UJ	imm[20	0 10:1 11 19:	12]		rd	opcode
	 Atomic memory operation; nothing else can interpose itself between the read and the write of the memory location The immediate field is sign-extended in RISC-V 							

PSEUDO INSTRUCTIONS

			0
MNEMONIC	NAME	DESCRIPTION	USES
beqz	Branch = zero	if(R[rs1]==0) PC=PC+{imm,1b'0}	beq
bnez	Branch ≠ zero	if(R[rs1]!=0) PC=PC+{imm,1b'0}	bne
fabs.s,fabs.d	Absolute Value	F[rd] = (F[rs1] < 0) ? -F[rs1] : F[rs1]	fsgnx
fmv.s,fmv.d	FP Move	F[rd] = F[rs1]	fsgnj
fneg.s,fneg.d	FP negate	F[rd] = -F[rs1]	fsgnjn
j	Jump	PC = {imm,1b'0}	jal
jr	Jump register	PC = R[rs1]	jalr
la	Load address	R[rd] = address	auipc
li	Load imm	R[rd] = imm	addi
mv	Move	R[rd] = R[rs1]	addi
neg	Negate	R[rd] = -R[rs1]	sub
nop	No operation	R[0] = R[0]	addi
not	Not	$R[rd] = \sim R[rs1]$	xori
ret	Return	PC = R[1]	jalr
seqz	Set = zero	$R[rd] = (R[rs1] == 0) ? 1 \cdot 0$	sltiu

R[rd] = (R[rs1]! = 0) ? 1 : 0

OPCODES IN NUMERICAL ORDER BY OPCODE MNEMONIC FMT OPCODE FUNCT3 FUNCT7 OR IMM HEXADECIMAL

Set ≠ zero

MNEMONIC	FMT	OPCODE	FUNCT3	FUNCT7 OR IMM	M HEXADECIMA
1b	I	0000011	000		03/0
1h	I	0000011	001		-03/1
lw	I	0000011	010		03/2
ld	I	0000011	011		03/3
1bu	I	0000011	100		03/4
lhu	I	0000011	101		03/5
lwu	I	0000011	110		03/6
fence	I	0001111	000		0F/0
fence.i	I	0001111	001		0F/1
addi	I	0010011	000		13/0
slli.	*I	0010011	001	0000000	13/1/00
slti	I	0010011	010		13/2
sltiu	I	0010011	011		13/3
xori	I	0010011	100		13/4
srli	1	0010011	101	0000000	13/5/00
srai	I	0010011	101	0100000	13/5/20
ori	I	0010011	110		13/6
andi	I	0010011	111		13/7
auipc	U	0010111			17
addiw	I	0011011	000		1B/0
slliw	Ì	0011011	001	0000000	1B/1/00
srliw	Ī	0011011	101	0000000	1B/5/00
sraiw	Î	0011011	101	0100000	1B/5/20
sb	S	0100011	000	0100000	23/0
sh	S	010001	001		23/1
SW	S	0100011	010		23/2
sd	S	0100011	011		23/3
add	R	0110011	000	0000000	33/0/00
sub	R	0110011	000	0100000	33/0/20
sll	R	0110011	001	0000000	33/1/00
slt	R	0110011	010	0000000	33/2/00
sltu	R	0110011	011	0000000	33/3/00
xor	R	0110011	100	0000000	
srl	R	0110011	101	0000000	33/4/00 33/5/00
sra		0110011	101	0100000	
or	R	0110011	110	0000000	33/5/20
and	R	0110011	111	0000000	33/6/00
lui	R	0110011	111	0000000	33/7/00
addw	U		000	0000000	37
subw	R	0111011	000	0000000	3B/0/00
sllw	R	0111011	000	0100000	3B/0/20
srlw	R		001	0000000	3B/1/00
	R	0111011	101	0000000	3B/5/00
sraw	R	0111011	101	0100000	3B/5/20
beq bne	SB	1100011	000		63/0
blt	SB	1100011	001		63/1
	SB	1100011	100		63/4
bge	SB	1100011	101		63/5
	SB	1100011	110		63/6
bgeu	SB	1100011	111		63/7
jalr	I	1100111	000		67/0
jal	UJ	1101111	16		6F
ecall	I	1110011	000	000000000000	73/0/000
ebreak	I	1110011	000	000000000001	73/0/001
CSRRW	I	1110011	001		73/1
CSRRS	I	1110011	010		73/2
CSRRC	I	1110011	011		73/3
CSRRWI	I	1110011	101		73/5
CSRRSI	I	1110011	110		73/6
CSRRCI	I	1110011	111		73/7

REGISTER NAME, USE, CALLING CONVENTION

ER A.
er
ee
ler
lee
ee
ler
ler
ee
ler
ler
ee
ler
ler
ee
ler


(A)

IEEE 754 FLOATING-POINT STANDARD

(-1)^S × (1 + Fraction) × 2^(Exponent - Bia)

where Half-Precision Bias = 15, Single-Precision Bias = 127, Double-Precision Bias = 1023, Quad-Precision Bias = 16383 IEEE Half-, Single-, Double-, and Quad-Precision Formats:

S	Ex	ponent	Frac	etion			
15	14	10 9	9	0			
S		Exponent			Fraction		
31	30		23	22	0		
S	1	Exponer	nt		Fraction		
63	62			52 51			0
S		Exp	onent		Fraction	411	
127	126	The latest	- 15	112	111		AND THE



SIZE PREFIXES AND SYMBOLS

SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
10 ³	Kilo-	K	210	Kibi-	Ki
10 ⁶	Mega-	M	220	Mebi-	Mi .
109	Giga-	G	230	Gibi-	Gi
1012	Tera-	T	240	Tebi-	Ti
1015	Peta-	P	250	Pebi-	Pi
1018	Exa-	E	260	Exbi-	Ei
1021	Zetta-	Z	270	Zebi-	Zi
1024	Yotta-	Y	280	Yobi-	Yi
10-3	milli-	m	10-15	femto-	f
10-6	micro-	μ	10-18	atto-	a
10-9	nano-	n	10-21	zepto-	Z
10-12	pico-	p	10-24	yocto-	у