
[Project 2]

# [SPI Slave with single port RAM]

[Under Supervision of: Eng.Kareem Waseem]



**Mohamed Lotfy** 

### 1. Verilog Code:

- RTL Code:
  - Wrapper Module:

```
module SPI Wrapper (MOSI,SS n,clk,rst n,MISO);
// DEFINE PARAMETERS
parameter MEM_DEPTH = 256 ;
parameter ADDR_SIZE = 8 ;
// DEFINE INPUTS
input MOSI,SS_n,clk,rst_n;
// DEFINE OUTPUT
output MISO;
wire [9:0] rx data;
wire rx valid,tx valid;
wire [7:0] tx_data;
// INESTANTIATION RAM MODULE
Single_port_SYNC_RAM_ram(rx_data,rx_valid,tx_data,tx_valid,clk,rst_n);
// INESTANTIATION SPI_slave_interface MODULE
SPI_slave_interface SPI(MOSI,MISO,SS_n,clk,rst_n,tx_valid,tx_data,rx_valid,rx_data);
endmodule
```

#### RAM module:

```
module Single_port_SYNC_RAM (din,rx_valid,dout,tx_valid,clk,rst_n);
// DEFINE PARAMETERS
parameter MEM_DEPTH = 256 ;
parameter ADDR_SIZE = 8 ;
// DEFINE INPUTS
input [9:0] din;
input clk,rst_n,rx_valid;
// DEFINE OUTPUTS
output reg [7:0] dout;
output reg tx_valid;
// GENERATE MEMORY
reg [7:0] RAM [MEM_DEPTH-1:0];
// DEFINE 2 ADDRESSES ONE FOR WRITE AND ONE FOR READ
reg [ADDR_SIZE-1 :0] wr_address , rd_address ;
// DESIGN IMPLEMENTATION
always @(posedge clk) begin
   if(~rst_n)begin
     dout <= 0;
     tx valid <= 0;
     wr_address <= 0;</pre>
     rd address <= 0;
   else begin
       if(rx valid)begin
```

#### SPI module:

```
module SPI_slave_interface (MOSI,MISO,SS_n,clk,rst_n,tx_valid,tx_data,rx_valid,rx_data);
// DEFINE STATES ENCODING
parameter IDLE =3'b000;
parameter CHK CMD =3'b001;
parameter WRITE =3'b010;
parameter READ ADD =3'b011;
parameter READ_DATA =3'b100;
// DEFINE INPUTS
input MOSI,SS_n,tx_valid,clk,rst_n;
input [7:0] tx_data;
output reg rx_valid,MISO;
output reg [9:0] rx_data;
// DEFING INTERNAL COOUNTER & signal
reg [3:0] counter;
reg rd_control;
// DEFINE CURRENT AND NEXT STATES
(* fsm_encoding = "one_hot" *) // FOR ENCODING IN VIVADO
reg [2:0] cs,ns;
reg [7:0] tx_data_temp;
// STATE MEMORY BLOCK
always @(posedge clk) begin
    if(~rst n)begin
       cs <= IDLE;</pre>
    else begin
       cs <= ns;
end
// NEXT STATE LOGIC BLOCK
always @(*) begin
    case (cs)
        IDLE:begin
```

```
if(SS_n == 1)
                 ns = IDLE ;
            else
                ns = CHK_CMD;
        CHK_CMD:begin
             if((SS_n == 0) && (MOSI == 0))
                 ns = WRITE;
            else if((SS_n == 0) && (MOSI == 1) && (rd_control == 0))
                 ns = READ_ADD;
            else if((SS_n == 0) && (MOSI == 1) && (rd_control == 1))
                 ns = READ_DATA;
            else
                ns = IDLE;
        WRITE:begin
            if(SS_n == 1)
                ns = IDLE;
            else
                ns = WRITE;
        READ_ADD:begin
            if(SS_n == 1)
                ns = IDLE;
            else
                ns = READ_ADD;
        READ_DATA:begin
            if(SS_n == 1)
                ns = IDLE;
            else
                ns = READ_DATA;
        default: ns = IDLE;
    endcase
// OUTPUT LOGIC BLOCK
always @(posedge clk) begin
    if(~rst_n)begin
      rx_valid <= 0;</pre>
      rx_data <= 0;</pre>
      MISO <= 0;
      counter <= 0;</pre>
      rd_control <= 0;
    else begin
      case (cs)
        IDLE:begin
            rx_valid <=0;</pre>
```

```
counter <= 0;</pre>
       MISO <=0;
  CHK_CMD:begin
       rx_valid <=0;</pre>
       counter <= 0;</pre>
  WRITE:begin
     if(counter <= 9)begin</pre>
            rx_data[9-counter] <= MOSI ;</pre>
            rx_valid <= 0;</pre>
            counter <= counter + 1;</pre>
     else begin
            rx_valid <= 1;</pre>
  READ ADD:begin
     if(counter <= 9)begin</pre>
            rx_data[9-counter] <= MOSI ;</pre>
            rx_valid <= 0;</pre>
            counter <= counter + 1;</pre>
            rd_control <= 1;</pre>
     else begin
           rx_valid <= 1;</pre>
  READ_DATA:begin
     if(counter <= 9) begin</pre>
            rx_data[9-counter] <= MOSI;</pre>
            rx_valid <= 0;</pre>
            counter <= counter + 1;</pre>
     end
     else if(tx_valid && counter >= 3) begin
            MISO <= tx_data[counter - 3];</pre>
            counter <= counter - 1;</pre>
      if(counter > 9) begin
            rx_valid <= 1;</pre>
            rd_control <= 0;
endcase
```

#### • Test bench:

```
module SPI_Wrapper_tb ();
parameter MEM_DEPTH_tb = 256 ;
parameter ADDR_SIZE_tb = 8 ;
reg MOSI_tb,SS_n_tb,clk_tb,rst_n_tb;
wire MISO_dut;
SPI_Wrapper DUT(MOSI_tb,SS_n_tb,clk_tb,rst_n_tb,MISO_dut);
integer i,j;
reg [9:0] data;
integer flag;
initial begin
    clk_tb = 0;
    forever begin
       #1 clk_tb = ~ clk_tb ;
    end
end
initial begin
   $readmemh("mem.dat",DUT.ram.RAM);
   rst_n_t = 0;
   MOSI_tb =0;
   SS_n_tb=1;
   flag = 0;
   data =0;
   @(negedge clk_tb);
   rst_n_t = 1;
   // TEST WRITE OPERATION
   for(i=0;i<49;i=i+1)begin</pre>
    // START COMMUNICATION
        SS_n_t = 0;
        MOSI_tb = 0;
        repeat(2) @(negedge clk_tb);
        if(flag == 0)begin
          data[9:8] = 0;
          flag = 1;
        else begin
           data [9:8] = 1;
           flag = 0;
        for(j=0;j<=1;j=j+1)begin
          MOSI_tb = data[9-j];
          @(negedge clk tb);
```

```
data[7:0] = \$random;
         for(j=0;j<=7;j=j+1)begin
         MOSI_tb = data[7-j];
         @(negedge clk_tb);
        end
        if(DUT.SPI.rx_data != data[9:0])begin
         $display("Error");
         $stop;
        SS_n_tb = 1; // END COMMUNICATION
        @(negedge clk_tb);
   // TEST READ OPERATION
   flag =2;
   for(i=0;i<49;i=i+1)begin</pre>
    // START COMMUNICATION
        SS_n_t = 0;
       MOSI_tb = 1;
       repeat(2) @(negedge clk_tb);
       if(flag == 2)begin
         data[9:8] = 2;
         flag = 3;
        else begin
          data [9:8] = 3;
          flag = 2;
        end
        for(j=0;j<=1;j=j+1)begin
         MOSI_tb = data[9-j];
         @(negedge clk_tb);
            data[7:0] = \$random;
         for(j=0;j<=7;j=j+1)begin</pre>
         MOSI_tb = data[7-j];
         @(negedge clk_tb);
        if(DUT.SPI.tx_data != DUT.ram.RAM[data[9:0]])begin
         $display("Error");
         $stop;
        SS_n_tb = 1; // END COMMUNICATION
        @(negedge clk_tb);
    $stop;
end
initial begin
```

```
$monitor("MOSI_tb=%d,SS_n_tb=%d,rst_n_tb=%d,MISO_dut=%d,rx_data=%d,rx_valid=%d,tx_data=%d
,tx_valid=%d"
    ,MOSI_tb,SS_n_tb,rst_n_tb,MISO_dut,DUT.rx_valid,DUT.rx_valid, DUT.tx_data,DUT.tx_valid);
end
endmodule
```


#### 2. Simulation Tool:


run -all

//quit -sim

Do File:
 vlib work
 vlog SPI\_Wrapper.v SPI\_Slave.v Ram.v project\_2\_tb.v
 vsim -voptargs=+acc work.SPI\_Wrapper\_tb
 add wave -position insertpoint \
 sim:/SPI\_Wrapper\_tb/DUT/tx\_valid
 add wave -position insertpoint \
 sim:/SPI\_Wrapper\_tb/DUT/tx\_data
 add wave -position insertpoint \
 sim:/SPI\_Wrapper\_tb/DUT/rx\_valid
 add wave -position insertpoint \
 sim:/SPI\_Wrapper\_tb/DUT/rx\_data
 add wave \*

#### • Wave Form:





# 3. Synthesis Tool:


Constraint File:

```
## This file is a general .xdc for the Basys3 rev B board
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to the top level signal
names in the project
## Clock signal
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
## Switches
set_property -dict { PACKAGE_PIN V17
                                    IOSTANDARD LVCMOS33 } [get_ports {rst_n}]
set_property -dict { PACKAGE_PIN V16
                                    IOSTANDARD LVCMOS33 } [get_ports {SS_n}]
                                    IOSTANDARD LVCMOS33 } [get_ports {MOSI}]
set_property -dict { PACKAGE_PIN W16
## LEDs
set_property -dict { PACKAGE_PIN U16
                                    IOSTANDARD LVCMOS33 } [get_ports {MISO}]
## Configuration options, can be used for all designs
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property CFGBVS VCCO [current_design]
## SPI configuration mode options for QSPI boot, can be used for all designs
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
set_property CONFIG_MODE SPIx4 [current_design]
```


# • Sequential Encoding:

#### • Elaboration:





# • Synthesis:



Name 1	Slice LUTs (20800)	Slice Registers (41600)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
∨ N SPI_Wrapper	32	37	0.5	5	1
ram (Single_port_SYN	2	17	0.5	0	0
I SPI (SPI_slave_interfa	30	20	0	0	0

etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	5.898 ns	Worst Hold Slack (WHS):	0.139 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	85	Total Number of Endpoints:	85	Total Number of Endpoints:	40


### • Implementation:

# o Without Set Up Debug:




Name 1	Slice LUTs (20800)	Slice Registers (41600)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
∨ N SPI_Wrapper	32	37	0.5	5	1
ram (Single_port_SYN	2	17	0.5	0	0
SPI (SPI_slave_interfa	30	20	0	0	0

etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	5.545 ns	Worst Hold Slack (WHS):	0.101 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	86	Total Number of Endpoints:	86	Total Number of Endpoints:	40





# O Using Set Up Debug :



Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	4.186 ns	Worst Hold Slack (WHS):	0.047 ns	Worst Pulse Width Slack (WPWS):	3.750 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	3775	Total Number of Endpoints:	3759	Total Number of Endpoints:	2076

Name 1	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	Slice (815 0)	LUT as Logic (20800)	LUT as Memory (9600)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)	BSCANE2 (4)
∨ N SPI_Wrapper	1221	1899	8	608	1118	103	719	1	5	2	1
> 1 dbg_hub (dbg_hub)	475	727	0	239	451	24	311	0	0	1	1
ram (Single_port_SYN	2	17	0	5	2	0	0	0.5	0	0	0
I SPI (SPI_slave_interfa	30	20	0	17	30	0	10	0	0	0	0
> <u>I</u> u_ila_0 (u_ila_0)	714	1135	8	358	635	79	396	0.5	0	0	0







SPI_Wrap	per_45780	.backup.vc	di ×					
00000000	00 01	02 03	04 05	06 07	08 09	0a 0b	0c 0d	0e 0f
00000000	23 2d	2d 2d	2d 2d	2d 2d	2d 2d	2d 2d	2d 2d	2d 2d
00000010	2d 2d	2d 2d	2d 2d	2d 2d	2d 2d	2d 2d	2d 2d	2d 2d
00000020	2d 2d	2d 2d	2d 2d	2d 2d	2d 2d	2d 2d	2d 2d	2d 2d
00000030	2d 2d	2d 2d	2d 2d	2d 2d	2d 2d	2d 2d	0a 23	20 56
00000040	69 76	61 64	6f 20	76 32	30 31	38 2e	32 20	28 36
00000050	34 2d	62 69	74 29	0a 23	20 53	57 20	42 75	69 6c
00000060	64 20	32 32	35 38	36 34	36 20	6f 6e	20 54	68 75
00000070	20 4a	75 6e	20 31	34 20	32 30	3a 30	33 3a	31 32
00000080	20 4d	44 54	20 32	30 31	38 0a	23 20	49 50	20 42
00000090	75 69	6c 64	20 32	32 35	36 36	31 38	20 6f	6e 20
000000a0	54 68	75 20	4a 75	6e 20	31 34	20 32	32 3a	31 30
000000b0	3a 34	39 20	4d 44	54 20	32 30	31 38	0a 23	20 53
000000c0	74 61	72 74	20 6f	66 20	73 65	73 73	69 6f	6e 20
000000d0	61 74	3a 20	53 61	74 20	4d 61	72 20	31 35	20 30
000000e0	30 3a	33 38	3a 35	38 20	32 30	32 35	0a 23	20 50
000000f0	72 6f	63 65	73 73	20 49	44 3a	20 34	35 37	38 30
00000100	0a 23	20 43	75 72	72 65	6e 74	20 64	69 72	65 63
00000110	74 6f	72 79	3a 20	43 3a	2f 55	73 65	72 73	2f 4d
00000120	6f 68	61 6d	65 64	2f 4f	6e 65	44 72	69 76	65 2f
00000130	44 65	73 6b	74 6f	70 2f	46 69	6e 61	6c 5f	50 72
00000140	6f 6a	65 63	74 2f	70 72	6f 6a	65 63	74 5f	31 2f
00000150	70 72	6f 6a	65 63	74 5f	31 2e	72 75	6e 73	2f 69
00000160	6d 70	6c 5f	31 0a	23 20	43 6f	6d 6d	61 6e	64 20
00000170	6c 69	6e 65	3a 20	76 69	76 61	64 6f	2e 65	78 65
00000180	20 2d	6c 6f	67 20	53 50	49 5f	57 72	61 70	70 65
00000190	72 2e	76 64	69 20	2d 61	70 70	6c 6f	67 20	2d 70
000001a0	72 6f	64 75	63 74	20 56	69 76	61 64	6f 20	2d 6d
00000160	65 70	72 61	67 65	11 67	20 76	60 76	61 61	6f 7A


### Gray Encoding:

#### o Elaboration:






# o Synthesis:




Name 1	Slice LUTs (20800)	Slice Registers (41600)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
∨ N SPI_Wrapper	32	37	0.5	5	1
ram (Single_port_SYN	2	17	0.5	0	0
SPI (SPI_slave_interfa	30	20	0	0	0

etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	5.445 ns	Worst Hold Slack (WHS):	0.139 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	85	Total Number of Endpoints:	85	Total Number of Endpoints:	40




- o Implementation:
- o Without Using Set Up Debug:




Name 1	Slice LUTs (20800)	Slice Registers (41600)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
∨ N SPI_Wrapper	33	37	19	33	9	0.5	5	1
ram (Single_port_SYN	3	17	5	3	0	0.5	0	0
SPI (SPI_slave_interfa	30	20	17	30	9	0	0	0

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	5.390 ns	Worst Hold Slack (WHS):	0.096 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	86	Total Number of Endpoints:	86	Total Number of Endpoints:	40
All user specified timing constrai	nts are met.				





### O Using Set Up Debug:




Name 1	Slice LUTs (20800)	Slice Registers (41600)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
✓ N SPI_Wrapper	32	37	0.5	5	1
# dbg_hub (dbg_hub_CV)	0	0	0	0	0
ram (Single_port_SYN	2	17	0.5	0	0
SPI (SPI_slave_interfa	30	20	0	0	0
■ u_ila_0 (u_ila_0_CV)	0	0	0	0	0

etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	4.041 ns	Worst Hold Slack (WHS):	0.069 ns	Worst Pulse Width Slack (WPWS):	3.750 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	3775	Total Number of Endpoints:	3759	Total Number of Endpoints:	2076










### One\_hot Encoding:

#### o Elaboration:






#### Synthesis:




Name 1	Slice LUTs (20800)	Slice Registers (41600)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
∨ N SPI_Wrapper	35	39	0.5	5	1
ram (Single_port_SYN	2	17	0.5	0	0
SPI (SPI_slave_interfa	33	22	0	0	0

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	5.898 ns	Worst Hold Slack (WHS):	0.142 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	87	Total Number of Endpoints:	87	Total Number of Endpoints:	42




#### o Implementation:



Name 1	Slice LUTs (20800)	Slice Registers (41600)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
∨ N SPI_Wrapper	36	39	17	36	12	0.5	5	1
ram (Single_port_SYN	3	17	5	3	0	0.5	0	0
SPI (SPI_slave_interfa	33	22	15	33	12	0	0	0

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	5.648 ns	Worst Hold Slack (WHS):	0.042 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	88	Total Number of Endpoints:	88	Total Number of Endpoints:	42
All user specified timing constrai	nts are met.				





### O Using Set Up Debug:



Name 1	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	Slice (815 0)	LUT as Logic (20800)	LUT as Memory (9600)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)	BSCANE2 (4)
∨ N SPI_Wrapper	1224	1901	8	605	1121	103	708	1	5	2	1
> 1 dbg_hub (dbg_hub)	475	727	0	234	451	24	306	0	0	1	1
ram (Single_port_SYN	2	17	0	5	2	0	0	0.5	0	0	0
I SPI (SPI_slave_interfa	33	22	0	17	33	0	12	0	0	0	0
> 1 u_ila_0 (u_ila_0)	714	1135	8	354	635	79	389	0.5	0	0	0

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	4.400 ns	Worst Hold Slack (WHS):	0.025 ns	Worst Pulse Width Slack (WPWS):	3.750 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	3777	Total Number of Endpoints:	3761	Total Number of Endpoints:	2078
All user specified timing constrai	ints are met				





00000000	00 01	02 03	04 05	06 07	08 09	0a 0b	0c 0d	0e Of
00000000	0a b8	04 0a	ff 02	54 68	65 20	68 6f	73 74	20 4f
00000010	53 20	6f 6e	6c 79	20 61	6c 6c	6f 77	73 20	32 36
00000020	30 20	63 68	61 72	61 63	74 65	72 73	20 69	6e 20
00000030	61 20	6e 6f	72 6d	61 6c	20 70	61 74	68 2e	20 54
00000040	68 65	20 70	72 6f	6a 65	63 74	20 69	73 20	73 74
00000050	6f 72	65 64	20 69	6e 20	61 20	70 61	74 68	20 77
00000060	69 74	68 20	6d 6f	72 65	20 74	68 61	6e 20	38 30
00000070	20 63	68 61	72 61	63 74	65 72	73 2e	20 49	66 20
00000080	79 6f	75 20	65 78	70 65	72 69	65 6e	63 65	20 69
00000090	73 73	75 65	73 20	77 69	74 68	20 49	50 2c	20 42
000000a0	6c 6f	63 6b	20 44	65 73	69 67	6e 73	2c 20	6f 72
000000b0	20 66	69 6c	65 73	20 6e	6f 74	20 62	65 69	6e 67
000000c0	20 66	6f 75	6e 64	2c 20	70 6c	65 61	73 65	20 63
000000d0	6f 6e	73 69	64 65	72 20	6d 6f	76 69	6e 67	20 74
000000e0	68 65	20 70	72 6f	6a 65	63 74	20 74	6f 20	61 20
000000f0	6c 6f	63 61	74 69	6f 6e	20 77	69 74	68 20	61 20
00000100	73 68	6f 72	74 65	72 20	70 61	74 68	2e 20	41 6c
00000110	74 65	72 6e	61 74	65 6c	79 20	63 6f	6e 73	69 64
00000120	65 72	20 75	73 69	6e 67	20 74	68 65	20 4f	53 20
00000130	73 75	62 73	74 20	63 6f	6d 6d	61 6e	64 20	74 6f
00000140	20 6d	61 70	20 70	61 72	74 20	6f 66	20 74	68 65
00000150	20 70	61 74	68 20	74 6f	20 61	20 64	72 69	76 65
00000160	20 6c	65 74	74 65	72 2e	0a 43	75 72	72 65	6e 74
00000170	20 70	72 6f	6a 65	63 74	20 70	61 74	68 20	69 73
00000180	20 27	25 73	27 10	05 1a	01 35	2a 0b	70 72	6f 6a
00000190	65 63	74 62	61 73	65 32	91 01	0a 7d	63 3a	2f 55
000001a0	73 65	72 73	2f 4d	6f 68	61 6d	65 64	2f 4f	6e 65
00000160	14 73	60 76	65 J£	11 65	70 6h	7/ 6F	70 <b>) f</b>	16 60