01. COVER




CONTENT						
PAGE NO.	SCHEMATIC PAGE					
1	Cover					
2	Block Diagram					
3	DART-6UL CONNECTORS					
4	ETHERNET, EXTENSION					
5	LCD, AUDIO					
6	SD, USB					
7	POWER					
8	PIN MUX J1					
9	PIN MUX J2					

Disclaimer:


SchematicS are for reference only. Variscite LTD provides no warranty for the use of these schematics. Schematics are subject to change without notice.

Revision History


Document	Carrier	Description
1.0	Rev 1.2	Release
1.1	Rev 1.2	SAI1 & SAI2 pin names switched to follow the SOM
1.2	Rev 1.2	CPI Pins added to extension headers
1.3	Rev 1.21	Removed I2C2 pull up resistors Removed not connected boot strap, uSD, Ethernet resistors Added boot strap table
1.4	Rev 1.21	Changed J1.63 pin name
1.5	Rev 1.21A	32khz clock for Wi-Fi module is supplied from iMX6UL processor. R44 not connected, R45 connected
1.6	Rev 1.22	Added filtering on Audio Line In, Headphone lines
1.7	Rev 1.23	R105 pull-down and delay mecahnism added on DEBUG_UART_RTS_B to allow reboot from SD Card using POR button
		Watchdog signal connected to POR circuitry for proper SW reset
1.8	Rev 1.23	Updated page 3 note 13 Updated page 7 On/Off signal note
1.9	Rev 1.23	Updated page 8 pinmux of pins J1.35, J1.43
2.0	Rev 1.23	J2.77,J2.83 - Added note for SOMs with iMX6UL 'G3' variant
2.1	Rev 1.23	Updated note for UART2 interface
2.2	Rev 1.23A	R107 value changed to strong Pull Up to prevent system reset when entering suspend
2.3	Rev 1.23A	Added note for USB ports





02. Block Diagram





Size A3 Document Number Project Rev 1.23A Designer: Leonid S. Japproved By: Date: Wednesday, July 26, 2017 Sheet 2 of 9	Title	Vari	SC	1	te	3)	
		Document Number	Project				
Date: Wednesday, July 26, 2017 Sheet 2 of 9	Designo	er: Leonid S.	Approve	d By:			
	Date:	Wednesday, July 26, 2017	Sheet	2	of	9	












08. PIN MUX J1

		ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8
ATA22 >>	J1.02	LCD_DATA[22]	MQS_RIGHT	ECSPI1_MOSI	CSI_DATA[14]	WEIM_DATA[14]	GPIO3_IO[27]	BT_CFG[30]	TPSMP_HDATA[0]	USDHC2_DATA2
ATA20	J1.04	LCD DATA[20]	UART8_TX	ECSPI1 SCLK	CSI DATA[12]	WEIM DATA[12]	GPIO3_IO[25]	BT_CFG[28]	TPSMP_HTRANS[0]	USDHC2_DATA0
ATA16	J1.06	LCD DATA[16]	UART7 TX	CA7 PLATFORM TRACE CLK	CSI DATA[1]	WEIM_DATA[8]	CDIO3 IO[31]	BT_CFG[24]	SIM M HSIZE[2]	USDHC2 DATA6
DATA18		LCD_DATA[18]	PWM5 OUT	CA7 PLATFORM EVENTO	CSI DATA[10]	WEIM_DATA[10]	GPIO3_IO[23]	BT_CFG[26]	TPSMP_CLK	USDHC2 CMD
		LCD DATA[17]	UART7 RX	CA7 PLATFORM TRACE CTL	CSI DATA[0]	WEIM_DATA[9]	GPIO3_IO[22]	BT CFG[25]	SIM M HWRITE	USDHC2 DATA7
DATA17	.11 14	LCD_DATA[13]	SAI3 TX BCLK	CA7 PLATFORM TRACE[13]	CSI_DATA[21]	WEIM_DATA[5]	GPIO3 IO[18]	BT_CFG[13]	SIM M HRESP	USDHC2 RESET
DATA13 \$.11.16	LCD_DATA[14]	SAI3 RX DATA	CA7 PLATFORM TRACE[14]	CSI DATA[22]	WEIM_DATA[6]	GPIO3_IO[19]	BT_CFG[14]	SIM M HSIZE[0]	USDHC2 DATA4
DATA14 \$		LCD DATA[12]	SAI3 TX SYNC	CA7 PLATFORM TRACE[12]	CSI DATA[20]	WEIM DATA[4]	GPIO3_IO[17]	BT CFG[12]	SIM M HREADYOUT	ECSPI1 RDY
DATA12 \$		LCD_DATA[8]	SPDIF_IN	CA7_PLATFORM_TRACE[8]	CSI DATA[16]	WEIM DATA[0]	GPIO3_IO[13]	BT_CFG[8]	SIM_M_HPROT[0]	CAN1_TX
DATA8 >>		LCD_DATA[9]	SAI3 MCLK	CA7_PLATFORM_TRACE[9]	CSI DATA[17]	WEIM_DATA[1]	GPIO3_IO[14]	BT_CFG[9]	SIM_M_HPROT[1]	CAN1_RX
DATA9 \$	J1.22	LCD DATA[4]	UART8 CTS	CA7_PLATFORM_TRACE[9]	ENET2 1588 EVENT2 IN	SPDIF SR CLK	GPIO3_IO[14]	BT CFG[4]	SIM M HBURSTIOI	SAI1 TX DATA
DATA4 >>		LCD_DATA[5]	UARTS RTS	CA7 PLATFORM TRACE[4]	ENET2_1588_EVENT2_IIV	SPDIF_OUT	GPIO3_IO[10]	BT_CFG[5]	SIM_M_HBURST[1]	ECSPI1_SS1
DATA5 >>	J1.20	LCD_DATA[6]	UART7_CTS	CA7 PLATFORM TRACE[5]		SPDIF_LOCK	GPIO3_IO[11]	BT_CFG[6]		ECSPI1_SS1
DATA6 SS-	J1.30	ENET2 RX EN		SIM1 PORTO RST	ENET2_1588_EVENT3_IN	SPDIF_LOCK	GPI03_I0[11] GPI02_I0[10]	KPP ROWISI	SIM_M_HBURST[2] KALT7>	ANATOP ENET REF CLK
RX_EN\$>			UART7_TX		I2C4_SCL	WEIM_ADDR[26]				
ĎΑΤĀ19∭—	J1.32	LCD_DATA[19]	PWM6_OUT	GLOBAL_WDOG	CSI_DATA[11]	WEIM_DATA[11]	GPIO3_IO[24]	BT_CFG[27]	TPSMP_HDATA_DIR	USDHC2_CLK
DATA23 \$		LCD_DATA[23]	MQS_LEFT	ECSPI1_MISO	CSI_DATA[15]	WEIM_DATA[15]	GPIO3_IO[28]	BT_CFG[31]	TPSMP_HDATA[1]	USDHC2_DATA3
ATA15		LCD_DATA[15]	SAI3_TX_DATA	CA7_PLATFORM_TRACE[15]	CSI_DATA[23]	WEIM_DATA[7]	GPIO3_IO[20]	BT_CFG[15]	SIM_M_HSIZE[1]	USDHC2_DATA5
TDATA1	J1.35	ENET2_TDATA[1]	UART8_TX	SIM2_PORT0_TRXD	ECSPI4_SCLK	WEIM_EB_B[3]	GPIO2_IO[12]	KPP_ROW[6]	<alt7></alt7>	USB_OTG2_PWR
DATAO	J1.37	ENET2_RDATA[0]	UART6_TX	SIM1_PORT0_TRXD	I2C3_SCL	ENET1_MDIO	GPIO2_IO[8]	KPP_ROW[4]	<alt7></alt7>	USB_OTG1_PWR
DATA1	J1.38	LCD_DATA[1]	PWM2_OUT	CA7_PLATFORM_TRACE[1]	ENET1_1588_EVENT2_OUT	I2C3_SCL	GPIO3_IO[6]	BT_CFG[1]	SIM_M_HADDR[29]	SAI1_TX_SYNC
DATA1	J1.39	ENET2 RDATA[1]	UART6 RX	SIM1_PORT0_CLK	I2C3 SDA	ENET1_MDC	GPIO2 IO[9]	KPP_COL[4]	<alt7></alt7>	USB_OTG1_OC
DATA3	J1.40	LCD DATA[3]	PWM4 OUT	CA7_PLATFORM_TRACE[3]	ENET1 1588 EVENT3 OUT	I2C4 SCL	GPIO3 IO[8]	BT CFG(3)	SIM_M_HADDR[31] SIM_M_HMASTLOCK	SAI1 RX DATA
	J1.42	LCD DATA[7]	UART7 RTS	CA7 PLATFORM TRACE[7]	ENET2 1588 EVENT3 OUT	SPDIF_EXT_CLK	GPIO3_IO[12]	BT_CFG[7]	SIM M HMASTLOCK	ECSPI1_SS3
DATA7	J1.43	ENET2_TDATA[0]	UART7 RX	SIM1 PORTO SVEN	I2C4 SDA	WEIM EB B[2]	GPI02 I0[11]	KPP_COL[5]	AI T7>	ANATOP 24M OUT
DATA0	.11.44	LCD_DATA[0]	PWM1 OUT	CA7 PLATFORM TRACE[0]	ENET1_1588_EVENT2_IN	I2C3 SDA	GPIO3_IO[5]	BT_CFG[0]	SIM_M_HADDR[28]	SAI1 MCLK
DATA0 >>		ENET2 TX EN	UARTS RX	SIM2 PORTO CLK	ECSPI4 MOSI	WEIM ACLK FREERUN	GPIO2_IO[13]	KPP COLI61	SIM M HADDR[20]	USB OTG2 OC
_TX_EN>>		LCD_DATA[10]	SAI3 RX SYNC	CA7_PLATFORM_TRACE[10]	CSI_DATA[18]	WEIM DATA[2]	GPIO3_IO[15]	BT_CFG[10]	SIM_M_HPROT[2]	CAN2 TX
ATA10 >>	14.47	LCD_DATA[21]	UARTS RX	ECSPI1_SS0	CSI_DATA[13]	WEIM_DATA[13]	GPIO3_IO[26]	DT_CFC(20)	TPSMP_HTRANS[1]	USDHC2_DATA1
OATA21 \$ >	J1.47	LCD_CLK	LCD WR RWN	UART4 TX	SAI3 MCLK	WEIM CS2	GPIO3_IO[26]	BT_CFG[29] OCOTP_CTRL_WRAPPER_FUSE_LATCHED	SIM M HADDR[23]	WDOG1_WDOG_RST_DEB
D_CLK \$	J1.49	LCD_CLK LCD_ENABLE	LCD_WR_RWN	UART4 RX	SAIS_WCLK	WEIM_CS2	GPI03_I0[1]	ANATOP TESTIIOI	SIM M HADDR[24]	ECSPI2 RDY
NABLE \$\$								kALT6>	kAI T7>	
PIO5_5 \$	J1.51*	TAMPER[5]	<alt1></alt1>	<alt2></alt2>	<alt3></alt3>	<alt4></alt4>	GPIO5_IO[5] GPIO3_IO[3]	KAL16>		<alt8></alt8>
/SYNC SS		LCD_VSYNC	LCD_BUSY	UART4_RTS	SAI3_RX_DATA	WDOG2_WDOG	GPI03_I0[3]	ANATOP_TESTI[2]	SIM_M_HADDR[26]	ECSPI2_SS2
ISYNC SS-		LCD_HSYNC_	LCD_RS	UART4_CTS	SAI3_TX_BCLK	WDOG3_WDOG_RST_DEB	GPIO3_IO[2]	ANATOP_TESTI[1]	SIM_M_HADDR[25]	ECSPI2_SS1
RX ERS-		ENET2_RX_ER	UART8_RTS	SIM2_PORT0_SVEN	ECSPI4_SS0	WEIM_ADDR[25]	GPI02_I0[15]	KPP_COL[7]	<alt7></alt7>	GLOBAL_WDOG
RESET S-		LCD_RESET	LCD_CS	CA7_PLATFORM_EVENTI	SAI3_TX_DATA	GLOBAL_WDOG	GPIO3_IO[4]	ANATOP_TESTI[3]	SIM_M_HADDR[27]	ECSPI2_SS3
TX_CLKSS—		ENET2_TX_CLK	UART8_CTS	SIM2_PORT0_RST	ECSPI4_MISO	ANATOP_ENET_REF_CLK2	GPIO2_IO[14]	KPP_ROW[7]	SIM_M_HADDR[21]	ANATOP_OTG2_ID
CE1_B	J1.58	RAWNAND_CE1	USDHC1_DATA6	QSPIA_DATA[2]	ECSPI3_MOSI	WEIM_ADDR[18]	GPIO4_IO[14]	ANATOP TESTO[14] ANATOP_USBPHY1_TSTI_TX_DP	TPSMP_HDATA[16]	UART3_CTS
RT3_TX	J1.59	UART3_TX	ENET2 RDATA[2]	SIM1_PORT0_PD	CSI DATA[1]	UART2 CTS	GPIO1_IO[24]	ANATOP_USBPHY1_TSTI_TX_DP	JTAG ACT	ANATOP_OTG1_ID
RT3_RX	J1.61	UART3 RX	ENET2_RDATA[3]	SIM2 PORT0 PD	CSI DATA[0]	UART2 RTS	GPIO1_IO[25]	ANATOP_USBPHY1_TSTI_TX_EN	SIM M HADDR[0]	EPIT1_OUT
D_DQS	J1.62	RAWNAND DQS	CSI FIELD	QSPIA SS0	PWM5 OUT	WEIM WAIT	GPIO4_IO[16]	SDMA_EXT_EVENT[1]	TPSMP_HDATA[17] TPSMP_HDATA[21]	SPDIF EXT CLK
104_18	J1.64	CSI PIXCLK	USDHC2_WP	RAWNAND CE3	I2C1_SCL	WEIM OE	GPIO4 IO[18]	SNVS HP WRAPPER VIO 5	TPSMP HDATA[21]	UART6 RX
104_18		USDHC1 DATA3	GPT2 CAPTURE2	SAI2 TX DATA	CAN2 RX	WEIM ADDRI241	GPI02 I0[21]	CCM CLKO2	OBSERVE MUX OUT[4]	ANATOP OTG2 ID
DATA3		UART3_CTS	ENET2_RX_CLK	CAN1 TX	CSI_DATA[10]	ENET1_1588_EVENT1_IN	GPIO1_IO[26]	ANATOP_USBPHY1_TSTI_TX_HIZ	SIM_M_HADDR[1]	EPIT2_OUT
CTS_B		USDHC1_DATA0	GPT2 COMPARE3	SAI2 TX SYNC	CAN1_TX	WEIM ADDR[21]	GPIO2_IO[18]	CCM OUT1	OBSERVE MUX OUT[1]	ANATOP OTG1 ID
DATA0	.11.60	UART3 RTS	ENET2 TX ER	CAN1 RX	CSI DATA[11]	ENET1 1588 EVENT1 OUT	GPIO2_IO[18]	ANATOP USBPHY2 TSTO RX HS RXD	SIM M HADDR[2]	WDOG1 WDOG
RTS_B >>		UARTS RX	ENET2_COL	I2C2 SDA	CSI DATA[15]	CSU CSU INT DEB	GPIO1_IO[31]	ANATOP USBPHY2 TSTO RX DISCON DET	SIM M HADDR[6]	ECSPI2 MISO
2_SDA >>		LCD_DATA[11]	SAI3 RX BCLK	CA7 PLATFORM TRACE[11]	CSI_DATA[15]	WEIM DATA(2)	GPIO3_IO[16]	BT_CFG[11]	SIM_M_HPROT[3]	CAN2 RX
DATA11	J1./3	USDHC1 DATA1	GPT2 CLK	SAI2 TX BCLK	CSI_DATA[19]	WEIM_DATA[3] WEIM_ADDR[22]	GPI03_I0[16] GPI02_I0[19]	CCM OUT2	OBSERVE MUX OUT[2]	USB OTG2 PWR
DATA1 >>			PWM3 OUT	CA7 PLATFORM TRACE[2]	ENET1 1588 EVENT3 IN	I2C4 SDA		BT_CFG[2]	SIM M HADDR(30)	SAI1 TX BCLK
DATA2 \$		LCD_DATA[2]					GPIO3_IO[7]	BI_CFG[Z]	DIM_M_HADDR[30]	
104_17\$	J1.76	CSI_MCLK	USDHC2_CD	RAWNAND_CE2	I2C1_SDA	WEIM_CS0	GPIO4_IO[17]	SNVS_HP_WRAPPER_VIO_5_CTL	TPSMP_HDATA[20]	UART6_TX
DATA2		USDHC1_DATA2	GPT2_CAPTURE1	SAI2_RX_DATA	CAN2_TX	WEIM_ADDR[23]	GPIO2_IO[20]	CCM_CLKO1	OBSERVE_MUX_OUT[3]	USB_OTG2_OC
104_21\$		CSI_DATA[2]	USDHC2_DATA0	SIM1_PORT1_RST	ECSPI2_SCLK	WEIM_AD[0]	GPIO4_IO[21]	NT_BOOT	TPSMP_HDATA[24]	UART5_TX
1_CMD \$		USDHC1_CMD	GPT2_COMPARE1	SAI2_RX_SYNC	SPDIF_OUT	WEIM_ADDR[19]	GPIO2_IO[16]	SDMA_EXT_EVENT[0]	TPSMP_HDATA[18]	USB_OTG1_PWR
1_CLK		USDHC1_CLK	GPT2_COMPARE2	SAI2_MCLK	SPDIF_IN	WEIM_ADDR[20]	GPIO2_IO[17]	CCM_OUT0	OBSERVE_MUX_OUT[0]	USB_OTG1_OC
104_20	J1.86	CSI HSYNC	USDHC2_CMD	SIM1_PORT1_PD	I2C2_SCL ECSPI2_MISO	WEIM LBA	GPIO4_IO[20]	PWM8 OUT	TPSMP_HDATA[23]	UART6 CTS
104_20	J1.87	CSI DATA[5]	USDHC2_DATA3	SIM2_PORT1_PD	ECSPI2 MISO	WEIM AD[3]	GPIO4_IO[24]	SAI1 RX BCLK	<alt7></alt7>	UART5_CTS
		CSI DATA[3]	USDHC2_DATA1	SIM1 PORT1 SVEN	ECSPI2 SS0	WEIM ADI11	GPIO4_IO[22]	SAI1 MCLK	TPSMP_HDATA[25]	UART5 RX
04_22		CSI_VSYNC	USDHC2_CLK	SIM1_PORT1_CLK	I2C2 SDA	WEIM RW	GPIO4_IO[19]	PWM7_OUT	TPSMP_HDATA[22]	UART6 RTS
DET_N >>		CSI_DATA[4]	USDHC2 DATA2	SIM1_PORT1_TRXD	ECSPI2_MOSI	WEIM_AD[2]	GPIO4_IO[23]	SAI1 RX SYNC	TPSMP_HDATA[26]	UART5_RTS
104_23 >>	01.30	POLDA IA[T]	1 CODITOR_DATAL	January Torritation		11 - 11 - 11 - 11 - 11 - 11 - 11 - 11	O. 107_10[23]	D.111001140	pri Simi _HDMTM[20]	partio_itio



09. PIN MUX J2

	PIN# ALTO	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8
3.4 FTH2 RST	J2.21 MOD	GPT2_CLK	SPDIF_OUT	ANATOP_ENET_REF_CLK_25M	CCM_PMIC_RDY	GPIO1_IO[10]	SDMA_EXT_EVENT[0]	<alt7></alt7>	<alt8></alt8>
3,4 E1H2_RS1	J2.22 UART4_RX	ENET2_TDATA[3]	I2C1 SDA	CSI DATA[13]	CSU CSU ALARM AUT[1]	GPIO1_IO[29]	ANATOP_USBPHY2_TSTO_PLL_CLK20DIV	SIM_M_HADDR[4]	ECSPI2 SS0
3,4 I2C1_SCL	J2.24 UART4_TX	ENET2_TDATA[2]	I2C1_SCL	CSI DATA[12]	CSU_CSU_ALARM_AUT[2]	GPIO1_IO[28]	ANATOP USBPHY1 TSTO PLL CLK20DIV	SIM M HADDR[3]	ECSPI2_SCLK
3,4 12C1_3CL	J2.25 PWM1_OUT	WDOG1 WDOG	SPDIF OUT	CSI VSYNC	USDHC2 VSELECT	GPIO1 IO[8]	CCM PMIC RDY	ECSPI2 TESTER TRIGGER	UART5 RTS
3,4 WDOG1_B 3	J2.27 ANATOP ENET REF	CLK2 PWM4_OUT	ANATOP OTG2 ID	CSI FIELD	USDHC1_VSELECT	GPIO1_IO[5]	ENET2_1588_EVENT0_OUT	CCM PLL3 BYP	UART5_RX
3,4 GPIO1_5	J2.28* I2C1 SDA	GPT1 COMPARE3	USB OTG2 OC	OSC32K 32K OUT	USDHC1 CD	GPI01 I0[3]	CCM DI0 EXT CLK	TESTER ACK	UART1 RX
3,4,5 USC_32K_UUT	U2.30* CSI DATA[6]	USDHC2 DATA4	SIM2 PORT1 CLK	ECSPI1 SCLK	WEIM AD[4]	GPIO4 IO[25]	SAI1 TX SYNC	TPSMP HDATA[28]	USDHC1 WP
3,4 AUD_1X_STNC >>-	J2.31 BOOT_MODE[1]	<alt1></alt1>	<alt2></alt2>	<alt3></alt3>	<alt4></alt4>	GPI05 I0[11]	<alt6></alt6>	<alt7></alt7>	<alt8></alt8>
3,4 AUD_TX_BCLK	J2.32* CSI DATA[7]	USDHC2 DATA5	SIM2_PORT1_RST	ECSPI1_SS0	WEIM_AD[5]	GPIO4 IO[26]	SAI1_TX_BCLK	TPSMP_HDATA[29]	USDHC1_CD
3,4 AOD_TX_BOOT0	J2.33 BOOT_MODE[0]	<alt1></alt1>	<alt2></alt2>	<alt3></alt3>	<alt4></alt4>	GPIO5_IO[10]	<alt6></alt6>	<alt7></alt7>	<alt8></alt8>
3.4 AUD TX DATASS	J2.36* CSI DATA[9]	USDHC2 DATA7	SIM2 PORT1 TRXD	ECSPI1 MISO	WEIM ADI71	GPIO4 IO[28]	SAI1 TX DATA	TPSMP HDATA[31]	USDHC1 VSELECT
3,4 AUD_1X_DATA\$	J2.37 TAMPER[7]	<alt1></alt1>	<alt2></alt2>	<alt3></alt3>	<alt4></alt4>	GPI05_I0[7]	<alt6></alt6>	<alt7></alt7>	<alt8></alt8>
3,7 GPIUS_7	J2.38* CSI DATA[8]	USDHC2 DATA6	SIM2 PORT1 SVEN	ECSPI1_MOSI	WEIM ADI61	GPIO4_IO[27]	SAI1 RX DATA	TPSMP HDATA[30]	USDHC1_RESET
	J2.39 TAMPER[8]	<alt1></alt1>	<alt2></alt2>	<alt3></alt3>	<alt4></alt4>	GPI05 I0[8]	<alt6></alt6>	<alt7></alt7>	<alt8></alt8>
3,4 GPIO5_8	J2.42 PWM2 OUT	GLOBAL WDOG	SPDIF IN	CSI HSYNC	USDHC2_RESET	GPIO1_IO[9]	USDHC1_RESET	ECSPI3_TESTER_TRIGGER	UART5 CTS
	J2.44 I2C2 SDA	GPT1 COMPARE1	USB_OTG1_OC	ANATOP ENET REF CLK2	MQS LEFT	GPI01 I0[1]	ENET1 1588 EVENTO OUT	EARLY RESET	WDOG1 WDOG
3,4,5 GPIO1_1 >>-	J2.48 I2C1 SCL	GPT1 COMPARE2	USB_OTG2_PWR	ANATOP ENET REF CLK 25M	USDHC1 WP	GPIO1_IO[2]	SDMA_EXT_EVENT[0]	ANY PU RESET	UART1 TX
3,4,5 GPIO1_2>>-	J2.49 TAMPER[9]	<alt1></alt1>	<alt2></alt2>	<alt3></alt3>	<alt4></alt4>	GPIO5 IO[9]	<alt6></alt6>	<alt7></alt7>	<alt8></alt8>
3,4 GPIO5_9 >>-	U2.51 UART1 RTS	ENET1 TX ER	USDHC1 CD	CSI DATA[5]	ENET2 1588 EVENT1 OUT	GPI01 I0[19]	ANATOP USBPHY1 TSTO RX SQUELCH	QSPI TESTER TRIGGER	USDHC2 CD
EBUG_UART_RTS_B >>-	J2.52 ANATOP ENET REF		USB OTG1 PWR	ANATOP 24M OUT	USDHC1 RESET	GPIO1 IO[4]	ENET2 1588 EVENTO IN	CCM PLL2 BYP	UART5 TX
3,4,5 GPIO1_4	J2.54* TMS	GPT2 CAPTURE1	SAI2 MCLK	CCM CLKO1	CCM WAIT	GPIO1_IO[11]	SDMA EXT EVENT[1]	<alt7></alt7>	EPIT1 OUT
3,4 AUD_MCLES—	J2.56 UART1_TX	ENET1 RDATA[2]	I2C3 SCL	CSI DATA[2]	GPT1_COMPARE1	GPI01 I0[16]	ANATOP_USBPHY1_TSTI_TX_LS_MODE	ECSPI4 TESTER TRIGGER	SPDIF OUT
6 DEBUG_UART_TX	J2.57 UART1_CTS	ENET1 RX CLK	USDHC1_WP	CSI DATA[4]	ENET2 1588 EVENT1 IN	GPI01 I0[18]	ANATOP USBPHY1 TSTI TX DN	USDHC2 TESTER TRIGGER	USDHC2 WP
BUG_UART_CTS_B >>-	J2.59 UART1_RX	ENET1 RDATA[3]	I2C3 SDA	CSI DATA[3]	GPT1 CLK	GPI01 I0[17]	ANATOP USBPHY1 TSTI TX HS MODE	USDHC1 TESTER TRIGGER	SPDIF IN
DEBUG_UART_RX	U2.60 I2C2 SCL	GPT1 CAPTURE1	ANATOP OTG1 ID	ANATOP ENET REF CLK1	MQS RIGHT	GPIO1 IO[0]	ENET1 1588 EVENTO IN	SYSTEM RESET	WDOG3 WDOG
3,6 GPIO1_0 >>-	J2.61* RAWNAND CLE	USDHC1 DATA7	QSPIA_DATA[3]	ECSPI3 MISO	WEIM ADDR[16]	GPIO4 IO[15]	ANATOP TESTO[15]	TPSMP_HDATA[19]	UART3 RTS
3,4 NAND_CLE	J2.62* ENET1_TX_CLK	UART7 CTS	PWM7 OUT	CSI DATA[22]	ANATOP ENET REF CLK1	GPIO2 IOI61	KPP_ROW[3]	SIM M HADDR[13]	GPT1 CLK
3,4 ETH1_TX_CLK	J2.63* RAWNAND WP	USDHC1 RESET	QSPIA SCLK	PWM4 OUT	WEIM BCLK	GPIO4_IO[11]	ANATOP TESTO[11]	TPSMP HDATA[13]	ECSPI3 RDY
3,4 NAND_WP_B	J2.64 TAMPER[1]	<alt1></alt1>	<alt2></alt2>	<alt3></alt3>	<alt4></alt4>	GPI05_I0[1]	<alt6></alt6>	<alt7></alt7>	<alt8></alt8>
	J2.66* ENET1_RDATA[0]	UART4 RTS	PWM1 OUT	CSI DATA[16]	CAN1 TX	GPI02 I0[0]	KPP ROWI01	SIM M HADDR[7]	USDHC1_LCTL
3,4 ETH1_RDATA0	J2.67* TDO	GPT2 CAPTURE2	SAI2 TX SYNC	CCM CLKO2	CCM STOP	GPI01 I0[12]	MQS RIGHT	<alt7></alt7>	EPIT2 OUT
	J2.68* UART5_TX	ENET2 CRS	I2C2 SCL	CSI DATA[14]	CSU CSU ALARM AUT[0]	GPIO1_IO[30]	ANATOP USBPHY2 TSTO RX SQUELCH	SIM M HADDR[5]	ECSPI2 MOSI
3,4,5,7 I2C2_SCL	J2.69* TDI	GPT2 COMPARE1	SAI2 TX BCLK	CCM OUTO	PWM6_OUT	GPI01 I0[13]	MQS LEFT	<alt7></alt7>	SIM1 POWER FAIL
4 BT_AUD_TX_BCLK	J2.71* TCK	GPT2 COMPARE2	SAI2 RX DATA	CCM OUT1	PWM7 OUT	GPI01 I0[14]	OSC32K 32K OUT	<alt7></alt7>	SIM2 POWER FAIL
	J2.72* ENET1_RDATA[1]	UART4 CTS	PWM2 OUT	CSI DATA[17]	CAN1 RX	GPI02_I0[1]	KPP_COL[0]	SIM M HADDR[8]	USDHC2 LCTL
3,4 ETH1_RDATA1	J2.73* TRSTB	GPT2 COMPARE3	SAI2 TX DATA	CCM OUT2	PWM8 OUT	GPIO1_IO[15]	ANATOP 24M OUT	<al t7=""></al>	CAAM WRAPPER RNG OSC
	J2.74* ENET1 TX EN	UART6 RTS	PWM6 OUT	CSI DATA[21]	ENET2 MDC	GPI02 I0[5]	KPP_COL[2]	SIM M HADDR[12]	WDOG2 WDOG RST DEB
3,4 ETH1_TX_EN	J2.75* ENET1_MDIO	ENET2 MDIO	USB OTG PWR WAKE	CSI MCLK	USDHC2 WP	GPIO1_IO[6]	CCM WAIT	CCM REF EN	UART1 CTS
3.4 ETH1 RX EN	J2.76* ENET1_RX_EN	UART5 RTS	OSC32K 32K OUT	CSI DATA[18]	CAN2 TX	GPI02 I0[2]	KPP ROW[1]	SIM M HADDR[9]	USDHC1 VSELECT
3,4 ETH1_RX_EN	J2.78* ENET1_TDATA[0]	UART5 CTS	ANATOP 24M OUT	CSI DATA[19]	CAN2 RX	GPI02 I0[3]	KPP COLITI	SIM M HADDR[10]	USDHC2 VSELECT
3,4 ETH1_TDATAU\$	J2.79* ENET1 MDC	ENET2_MDC	USB OTG HOST MODE	CSI PIXCLK	USDHC2 CD	GPI01 I0[7]	CCM STOP	ECSPI1 TESTER TRIGGER	UART1 RTS
3,4 MDC 3	J2.80* ENET1_TDATA[1]	UART6 CTS	PWM5 OUT	CSI DATA[20]	ENET2 MDIO	GPI02 I0[4]	KPP ROWI21	SIM M HADDR[11]	WDOG1 WDOG RST DEB
3,4 ETHT_TDATATS	J2.84* UART2 TX	ENET1 TDATA[2]	I2C4 SCL	CSI DATA[6]	GPT1 CAPTURE1	GPIO1 IO[20]	ANATOP USBPHY1 TSTO RX DISCON DET	RAWNAND TESTER TRIGGER	ECSPI3 SS0
3,4 BT UART RX	J2.86* UART2_RX	ENET1_TDATA[3]	I2C4 SDA	CSI DATA[7]	GPT1_CAPTURE2	GPIO1_IO[21]	ANATOP_USBPHY1_TSTO_RX_HS_RXD	DONE	ECSPI3 SCLK
3,4 BT_UART_RX >>	J2.87* ENET1_RX_ER	UART7_RTS	PWM8_OUT	CSI DATA[23]	WEIM CRE	GPI02_I0[7]	KPP_COL[3]	SIM_M_HADDR[14]	GPT1_CAPTURE2
3,4 ETHT_RX_ERSS— 3.4 BT UART CTS BSS—	J2.88* UART2_CTS	ENET1_CRS	CAN2_TX	CSI DATA[8]	GPT1_COMPARE2	GPIO1_IO[22]	ANATOP USBPHY2 TSTO RX FS RXD	DE	ECSPI3 MOSI
3,4 BI_UARI_CIS_B	J2.89* RAWNAND READY	USDHC1_DATA4	QSPIA_DATA[0]	ECSPI3 SS0	WEIM CS1	GPIO4 IO[12]	ANATOP_TESTO[12]	TPSMP_HDATA[14]	UART3_TX
3,4 BT_UART_RTS_B	J2.90* UART2_RTS	ENET1_COL	CAN2 RX	CSI DATA[9]	GPT1_COMPARE3	GPI01 I0[23]	ANATOP USBPHY1 TSTO RX FS RXD	FAII	ECSPI3 MISO

