SCD Instruction Scheduling

19 Feb. 2021

Pipelined instruction scheduling to calculate half of the **alpha profile**:

Cycle	PE_0	PE 1	PE_2	PE 3	PE K	PE K+1	PE127
32	X_0^T, Y_0^T	1 6_4	1 L_2	1 L_3	I L_K	IL_KII	1 LIZ7
32	MULT	X_1^T , Y_1^T					
160	FFT	MULT	\mathbf{v}^T \mathbf{v}^T				
			X_2^T, Y_2^T	\mathbf{v}^T \mathbf{v}^T			
16	Abs	FFT	MULT	X_3^T, Y_3^T			
16	Max	Abs	FFT	MULT			
8	TX	Max	Abs	FFT			
32	$X_0^T Y_1^T$	TX	Max	Abs			
32	MULT	$X_1^T Y_2^T$	TX	Max			
160	FFT	MULT	$X_2^T Y_3^T$	TX			
16	Abs	FFT	MULT	$X_3^T Y_4^T$			
16	Max	Abs	FFT	MULT			
8	TX	Max	Abs	FFT		•••••	
32	$X_0^T Y_2^T$	TX	Max	Abs			
		$X_1^T Y_3^T$	TX	Max			
			$X_2^T Y_4^T$	TX			
				$X_3^T Y_5^T$			
				3 3			
							$X_{127}^T Y_{127}^T$
							MULT
			$X_2^T Y_{255}^T$				FFT
		$X_1^T Y_{255}^T$	MULT				Abs
32	$X_0^T Y_{255}^T$	MULT	FFT_32				Max
32	MULT	FFT 32	Abs				alpha_127
160	FFT_32	Abs	Max				
16	Abs	Max	alpha_2				
16	Max	alpha_1					
8	alpha_0						
32	$X_0^{\prime T}$, $Y_0^{\prime T}$						
32	MULT	X_1^T, Y_1^T					

(X, Y are the input signals of size 256*32, streaming into the PE array. alphas are the outputs of size 8*128, which are streaming out of the PE array after processing.)

latency = latency of PE_0

- = latency of iteration 1-256
- = (32 + 32 + 160 + 16 + 16 + 8) * 256
- = 67,584 cycles
- = 135.2 us (Fmax = 500MHz, Tmin = 2ns) = 123 us (Fmax = 550MHz, Tmin = 1.82ns)

Throughput = 1/135.2*1000000 = 7,398 signals/sec or 1/123*1000000 = 8130 signals/sec

SIMD instruction scheduling to generate half of the SCD matrix:

.121	PE12	PE K+1	PE K	PE 2	PE 1	PE 0	Cycle
	1 L 1 2	1 - 1 - 1 - 1	1 L_N	1 L_2	1 - 1 - 1	X_0^T, Y_0^T	32
					X_1^T , Y_0^T	Λ_0 , I_0	32
				X_2^T , Y_0^T	n_1, n_0		32
				Λ_2 , Γ_0			32
							32
		•••••					
V^T	X_{127}^T						32
7 10	A ₁₂₇		Г	MUL			32
			•	FFT			160
Abs							16
				A 50		Abs[0][0]	10
					Abs[1][0]	Yestellel	
				Abs[2][0]	,		16*128
				1			= 2048
		•••••					
L27][0 <u>]</u>	Abs[127						
$\overline{{}_{27} Y_1^T}$	X_{127}^T	•••••	•••••	$X_2^T Y_1^T$	$X_1^T Y_1^T$	$X_0^T Y_1^T$	32
			Γ	MUL			32
				FFT			160
	Abs						
						Abs[0][1]	
					Abs[1][1]		
				Abs[2][1]			16*128
							= 2048
[27][1]	Abs[12]						
$_{7}Y_{127}$	X_{127}^{1}				$X_1^1 Y_{127}^1$	$X_0^{1} Y_{127}^{1}$	
			2	_			
						16	
					A L = [4][4 0 =]	Abs[0][127]	
				A ha[3][4 37]	Abs[1][12/]		10*130
				ADS[2][12/]			
			•••••				- 2048
77][177]	Abs[127]	•••••					
][+-/]	/105[12/]						
						$X^{\prime T} \cdot Y^{\prime T}$	32
					X'^{T} V'^{T}	0 , - 0	
	Abs[127]		 Г 2	 X ₂ ^T Y ₁₂₇ MUL FFT_3 Abs Abs[2][127]	Abs[1][127] $X_{1}^{T} Y_{127}^{T}$ $X_{1}^{\prime T} Y_{0}^{\prime T}$	Abs[0][127] $X_0^T Y_{127}^T$ $Abs[0][127]$	32 32 160 16 16*128 = 2048

No. of latency = load latency + (compute latency + output latency + shift latency)*128 = 32 * 128 + (32 + 16*128 + 32) * 128 = 274,432 cycles = 548.9 us (Fmax = 500MHz, Tmin = 2ns)

Throughput = 1 / 548.9 * 1000000 = 1,822 signals/sec