


# DW\_fifo\_2c\_df

# **Dual Independent Clock FIFO**

Version, STAR and Download Information: IP Directory

#### **Features and Benefits**

- Pop interface caching (pre-fetching)
- Alternative pop cache implementations provided for optimum power savings
- Configurable pipelining of push and pop control/data to accommodate synchronous RAMs
- Single clock cycle push and pop operations
- Fully registered synchronous status flag outputs
- Status flags provided from each clock domain
- Parameterized data width
- Parameterized RAM depth
- Parameterized number of synchronization stages in each clock domain
- Parameterized full-related and empty-related flag thresholds per clock domain
- Push error (overflow) and pop error (underflow) flags per clock domain
- Provides minPower benefits with the DesignWare-LP license (Get the minPower version of this datasheet)



# **Description**

DW\_fifo\_2c\_df is a dual independent clock FIFO consisting of DesignWare components DW\_fifoctl\_2c\_df (FIFO controller) and DW\_ram\_r\_w\_2c\_dff (dual-port synchronous RAM). Word caching (or pre-fetching) is performed in the pop interface to minimize latencies and allow for bursting of contiguous words. The caching depth is configurable.

Synchronous RAM that is supported can have one of the following architectures:

- Non re-timed write port and asynchronous read port
- Re-timed write port and asynchronous read port
- Non re-timed write port and synchronous read port with buffered read address and non-buffered read data

- Non re-timed write port and synchronous read port with non-buffered read address and buffered read data
- Non re-timed write port and synchronous read port with buffered read address and buffered read data
- Re-timed write port and synchronous read port with buffered read address and non-buffered read data
- Re-timed write port and synchronous read port with non-buffered read address and buffered read data
- Re-timed write port and synchronous read port with buffered read address and buffered read data

To accommodate the dual clock environment, parameters are provided to adjust the number of synchronization stages needed in both directions between the two clock domains.

To provide a clean reset environment, the FIFO contains reset logic that coordinates clearing of both clock domains in a controlled and orchestrated algorithm for localized resets operations (see Clearing FIFO section).



Unless otherwise stated here on out, the term FIFO means the grouping of the RAM module and pre-fetching cache.

As of DesignWare versions F-2011.09-SP1 and later, the underlying component DW\_fifoctl\_2c\_df contains the DW\_reset\_sync that was enhanced to improve the clearing sequence. As a result, Figure 1-11, Figure 1-12 and Figure 1-13 of this datasheet have been updated to reflect the change of behavior of the clearing sequence. This enhancement of DW\_reset\_sync does not impact the basic function of DW\_fifo\_2c\_df with respect to the data flow and status reporting before, during, and after the clearing sequence.

For more details about the changes to DW\_reset\_sync see DW\_reset\_sync-datasheet.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function	
clk_s	1 bit	Input	Source domain clock	
rst_s_n	1 bit	Input	Source domain asynchronous reset (active low)	
init_s_n	1 bit	Input	Source domain synchronous reset (active low)	
clr_s	1 bit	Input	Source domain clear RAM contents	
ae_level_s	ceil(log <sub>2</sub> [ram_depth]+1)	Input	Source domain almost empty level for the almost_empty_s output (the number of words in the RAM at or below which the almost_empty_s flag is active) (see Note on eff_depth below table)	
af_level_s	ceil(log <sub>2</sub> [ram_depth]+1)	Input	Source domain almost full level for the almost_full_s output (the number of empty memory locations in the RAM at which the almost_full_s flag is active)	
push_s_n	1 bit	Input	Source domain push request (active low)	

Table 1-1 Pin Description (Continued)

Pin Name	Width	Direction	Function	
data_s	width	Input	Source domain push data	
clr_sync_s	1 bit	Output	Source domain coordinated clear synchronized (reset pulse that goes source sequential logic)	
clr_in_prog_s	1 bit	Output	Source domain clear in progress	
clr_cmplt_s	1 bit	Output	Source domain clear complete (single clk_s cycle pulse)	
fifo_word_cnt_s	ceil(log2( <i>eff_depth</i> +1))	Output	Source domain total word count in the RAM and cache (see Note on <i>eff_depth</i> parameter below table)	
word_cnt_s	ceil(log2(ram_depth+1))	Output	Source domain RAM word count (see Note on ram_depth parameter below)	
fifo_empty_s	1 bit	Output	Source domain FIFO empty flag	
empty_s	1 bit	Output	Source domain RAM empty flag	
almost_empty_s	1 bit	Output	Source domain RAM almost empty flag (determined by ae_level_s input)	
half_full_s	1 bit	Output	Source domain RAM half full flag	
almost_full_s	1 bit	Output	Source domain RAM almost full flag (determined by af_level_s input)	
full_s	1 bit	Output	Source domain RAM full flag	
error_s	1 bit	Output	Source domain push error flag (overrun)	
clk_d	1 bit	Input	Destination domain clock	
rst_d_n	1 bit	Input	Destination domain asynchronous reset (active low)	
init_d_n	1 bit	Input	Destination domain synchronous reset (active low)	
clr_d	1 bit	Input	Destination domain clear RAM contents	
ae_level_d	ceil(log <sub>2</sub> [ram_depth]+1)	Input	Destination domain almost empty level for the almost_empty_d output (the number of words in the FIFO at or below which the almost_empty_d flag is active) (see Note on eff_depth below table)	
af_level_d	ceil(log <sub>2</sub> [ram_depth]+1)	Input	Destination domain almost full level for the almost_full_d output (the number of empty memory locations in the FIFO at which the almost_full_d flag is active)	
pop_d_n	1 bit	Input	Destination domain pop request (active low)	
clr_sync_d	1 bit	Output	Destination domain coordinated clear synchronized (reset pulse that goes to destination sequential logic)	

Table 1-1 Pin Description (Continued)

Pin Name	Width	Direction	Function	
clr_in_prog_d	1 bit	Output	Destination initiated clear in progress	
clr_cmplt_d	1 bit	Output	Destination domain clear complete (single clk_d cycle pulse)	
data_d	width	Output	Destination domain data to pop	
word_cnt_d	ceil(log2(eff_depth + 1))	Output	Destination domain total word count in the RAM and cache (see Note on <i>eff_depth</i> below table)	
empty_d	1 bit	Output	Destination domain empty flag	
almost_empty_d	1 bit	Output	Destination domain FIFO almost empty flag (determined by ae_level_d input)	
half_full_d	1 bit	Output	Destination domain FIFO half full flag	
almost_full_d	1 bit	Output	Destination domain FIFO almost full flag	
full_d	1 bit	Output	Destination domain FIFO full flag (determined by af_level_d input)	
error_d	1 bit	Output	Destination domain error flag (under-run)	
test	width bit(s)	Input	Scan test mode select	

NOTE: *eff\_depth* (effective depth) is not a user parameter but is used here as a placeholder which is derived from the parameters *ram\_depth* and *mem\_mode* as defined in the following:

Table 1-2 Effective Depth of FIFO

Effective depth value based on ram_depth and mem_mode		
eff_depth = ram_depth + 1 when mem_mode = 0 or 4		
eff_depth = ram_depth + 2 when mem_mode = 1, 2, 5, or 6		
eff_depth = ram_depth + 3 when mem_mode = 3 or 7		

**Table 1-3** Parameter Description

Parameter	Values	Description
width	1 to 1024 Default: 8	Vector width of input data_s and output data_d
ram_depth <sup>a</sup>	4 to 1024 Default: 8	Desired number of FIFO locations to be operated out of RAM not including the cache.

Table 1-3 Parameter Description (Continued)

Parameter	Values	Description
mem_mode	0 to 7 Default: 3	Memory control/datapath pipelining. Defines where and how many re-timing stages in RAM:  0 = No pre or post retiming  1 = RAM data out (post) re-timing  2 = RAM read address (pre) re-timing  3 = RAM data out and read address re-timing  4 = RAM write interface (pre) re-timing  5 = RAM write interface and RAM data out re-timing  6 = RAM write interface and read address re-timing  7 = RAM data out, write interface and read address re-timing
f_sync_type	0 to 4 Default: 2	Forward synchronization stages (direction from source to destination domains)  0 = No synchronizing stages  1 = 2-stage synchronization w/ 1st stage negative edge and 2nd stage positive edge capturing  2 = 2-stage synchronization w/ both stages positive edge capturing  3 = 3-stage synchronization w/ all stages positive edge capturing  4 = 4-stage synchronization w/ all stages positive edge capturing
r_sync_type	0 to 4 Default: 2	Return synchronization stages (direction from destination to source domains)  0 = No synchronizing stages  1 = 2-stage synchronization w/ 1st stage negative edge and 2nd stage positive edge capturing  2 = 2-stage synchronization w/ both stages positive edge capturing  3 = 3-stage synchronization w/ all stages positive edge capturing  4 = 4-stage synchronization w/ all stages positive edge capturing
clk_ratio	-7 to -1, 0, or 1 to 7 Default: 1	Rounded quotient between clk_s and clk_d frequencies. NOTE: Ignored when $mem\_mode$ is 0 or 1, and should be set to the default value. See "When Is It Necessary to Determine clk_ratio" on page 7.  1 to 7 = When clk_d rate faster than clk_s rate: round(clk_d rate / clk_s rate)  -7 to -1 = When clk_d rate slower than clk_s rate: 0 - round(clk_s rate / clk_d rate)  0 = No restriction on clock clk_s and clk_d relationship (will incur a small performance degradation to retime synchronized pointers into each clock domain)
rst_mode	0 or 1 Default: 0	Control reset of RAM contents 0 = Include resets to clear RAM 1 = Do not include reset to clear RAM
err_mode	0 or 1 Default: 0	Error reporting 0 = Sticky error flag 1 = Dynamic error flag

**Table 1-3** Parameter Description (Continued)

Parameter	Values	Description
tst_mode	0 to 2 Default: 0	Test mode  0 = No latch is inserted for scan testing  1 = Insert negative-edge capturing flip-flip on data_s input vector when test input is asserted  2 = Insert hold latch using active low latch.
verif_en <sup>b</sup>	0 or 4 Default: 1	Verification enable control 0 = No sampling errors inserted 1 = Sampling errors are randomly inserted with 0 or up to 1 destination clock cycle delays 2 = Sampling errors are randomly inserted with 0, 0.5, 1, or 1.5 destination clock cycle delays 3 = Sampling errors are randomly inserted with 0, 1, 2, or 3 destination clock cycle delays 4 = Sampling errors are randomly inserted with 0 or up to 0.5 destination clock cycle delays
clr_dual_domain	0 or 1 Default: 1	Activity of clr_s and/or clr_d  0 = Either clr_s or clr_d can be activated, but the other must be tied low  1 = Both clr_s and clr_d can be activated
arch_type <sup>c</sup>	0 or 1 Default: 0	Pre-fetch cache architecture type 0 = Pipeline style (PL cache) - 'rtl' implementation 1 = Register File style (RF cache) - 'lpwr' implementation

a. Parameter *ram\_depth* is not necessarily the number of RAM locations needed to operate the FIFO. See "Memory Depth Considerations and Setting ram\_depth" on page 12.

Table 1-4 Synthesis Implementations

Implementation Name	Function	License Feature Required
rtl	Synthesis model	DesignWare

b. For more information about verif\_en, see "Simulation Methodology" on page 8.

c. For *arch\_type* equal to 1, the RF cache is used ('lpwr' implementation) when a Low-Power (DesignWare-LP) license is available and *mem\_mode* is not 0 or 4. If a Low-Power license is not available or *mem\_mode* is 0 or 4, the PL cache ('rtl' implementation) is always used not matter the setting of *arch\_type*.

Table 1-5 Simulation Models

Model	Function
DW03.DW_FIFO_2C_DF_CFG_SIM	Design unit name for VHDL simulation
DW03.DW_FIFO_2C_DF_CFG_SIM_MS	Design unit name for VHDL simulation with missampling enabled.
dw/dw03/src/DW_fifo_2c_df_sim.vhd	VHDL simulation model source code (modeling RTL) - no missampling
dw/sim_ver/DW_fifo_2c_df.v	Verilog simulation model source code

# When Is It Necessary to Determine clk\_ratio

The parameter *clk\_ratio* is only relevant when the parameter *mem\_mode* indicates there are retiming registers on the input (write port or read port or both) of the RAM being used for the FIFO. When *mem\_mode* is set to either 0 (no retiming registers in the RAM), or 1 (retiming registers only at the RAM data output port), the value of the parameter *clk\_ratio* doesn't matter and should use the default value. For designs without a fixed clock ratio, it is least restrictive to use a configuration with the parameter *mem\_mode* set to either 0 or 1, since the design will operate properly with any clock ratio -- with source faster than destination or destination faster than source at any ratio.

When the clock ratio is not fixed, as long as only one clock is always equal to or faster than the other, setting the *clk\_ratio* parameter to the highest clock ratio in the design would be sufficient for normal operation at all clock ratios.

The special case of setting <code>clk\_ratio</code> to 0 allows the design to operate properly regardless of the frequency relationship between <code>clk\_s</code> and <code>clk\_d</code> as well as for any RAM configuration (meaning for any value of the <code>mem\_mode</code> parameter). This is useful when a design needs to interface to a data stream with characteristics that are not known until a connection is made. However, if a design will always operate with a specific clock ratio, setting <code>clk\_ratio</code> to 0 could result in a design with more registers than necessary and lead to more latency than necessary.

# Detailed Description of Parameter arch\_type

The *arch\_type* parameter is available for selection of the pre-fetch cache structure that will reside in the data path after the RAM (in the underlying DW\_fifoctl\_2c\_df sub-component). This provides flexibility in choosing the best cache structure that yields the lowest power consumption based on system characteristics. See "Pre-fetch Cache Architectures and Power Considerations" on page 15 for more details regarding power aspects.

If *arch\_type* is 0, the DW\_fifo\_2c\_df uses the "pipeline" (PL) cache structure which is the rtl implementation. When *arch\_type* is 1 and the *mem\_mode* setting is such that the pre-fetch cache depth is 2 or 3 (see Table 1-10 on page 13), then a "register file" (RF) style of caching (lpwr implementation) is used provided a DesignWare-LP license is available. "Simulation Methodology" on page 8

When the RF Cache structure is desired and this component is configured accordingly, the 'lpwr' implementation is automatically selected when a DesignWare-LP license is available. Only a "set implementation" to the rtl implementation will override the selection of the lpwr implementation. If no DesignWare-LP license is available, but the component is configured to 'attempt' to use the RF Cache (for example, the lpwr implementation), the rtl implementation will be used instead which pertains the PL cache structure. In general, whenever the PL Cache is desired and the component is configured as such then a DesignWare-LP license is not consumed.

Table 1-6 shows how the *arch\_type* setting along with the *mem\_mode* setting and license availability determines the implementation and, hence, the style of pre-fetch cache that is utilized.

Table 1-6 Implementation Availability Based on arch\_type and mem\_mode

arch_type	mem_mode	Implementation available	
0	x	rtl	
1	4 or 5	rtl	
1	1-3, 5-7	rtl, lpwr <sup>a</sup>	

a. NOTE: The lpwr implementation is only available with a DesignWare-LP license. If a DesignWare-LP license is available, for these *arch\_type* and *mem\_mode* settings the lpwr implementation is automatically selected over the rtl unless overridden by set implementation. When the rtl implementation is used a DesignWare-LP license is not consumed.

# Simulation Methodology

Since the DW\_fifo\_2c\_df contains the DW\_gray\_sync and DW\_sync (synchronizing devices via the DW\_fifoctl\_2c\_df) there are two methods available for simulation. One method is to utilize the simulation models as they emulate the RTL model. The other method is to enable modeling of random skew between bits of signals traversing to and from each domain (denoted as "missampling" here on out). When using the simulation models purely to behave as the RTL model, not special configuration is required. When using the simulation models to enable missampling, unique considerations must be made between Verilog and VHDL environments.

For Verilog simulation enabling missampling a preprocessing variable named DW\_MODEL\_MISSAMPLES must be defined as follows:

`define DW\_MODEL\_MISSAMPLES

Once `DW\_MODEL\_MISSAMPLES is defined, the value of the *verif\_en* parameter comes into play and configures the simulation model as described by Table 1-5. Note: If `DW\_MODEL\_MISSAMPLES is not defined, the Verilog simulation model behaves as if *verif\_en* was set to 0.

For VHDL simulation enabling missampling, an alternative simulation architecture is provided. This architecture is named sim\_ms. The parameter *verif\_en* only has meaning when utilizing the sim\_ms. That is, when binding the "sim" simulation architecture the *verif\_en* value is ignored and the model effectively behaves as though *verif\_en* is set to 0. See "HDL Usage Through Component Instantiation - VHDL" on page 42 for an example utilizing each architecture.

# Simulation Assertions (SystemVerilog only)

The Verilog simulation model incorporates SystemVerilog assertions covering functionality in both clock domains. By default, all the assertions have a reporting severity of error but they can be changed to report as warning, fatal, or not at all by defining the preprocessing variable named DW\_SVA\_MODE. Not defining DW\_SVA\_MODE behaves as if it were defined as 2 (report as error). So, for example, if the desire is to have all the assertions in this component report with severity of warning do the following:

```
`define DW SVA MODE 1
```

See Table 6 for the assertion reporting severity based on the DW\_SVA\_MODE value. It is important to note the value of DW\_SVA\_MODE determines the same reporting severity of all the assertions within this component.

Table 1-7 DW\_SVA\_MODE value and Assertion Severity

DW_SVA_MODE value	Assertion Report Severity	
not defined (default)	error	
0	disable reporting	
1	warning	
2	error	
3	fatal	

The following is a list of some (but not all) of the assertions included in this component:

- Word counts (fifo\_word\_cnt\_s, word\_cnt\_s, word\_cnt\_d) are legal values
- Status flags (full and empty in both clock domains) are in the proper state under system reset and clearing conditions.
- Full and empty status are in the proper states when not in system reset or clearing conditions
- Internal addresses and pointers do not change under push and/or pop error cases.




For assertions related to word counts, initiation of system reset in one domain could result, temporarily, in the pointer math in the other domain to calculate values outside of the acceptable depth of the RAM or FIFO. However, after reset conditions, namely after both domains have been initialized and held idle as described in the "Reset Considerations" section, the word counts will settle into their allowed ranges.

# **Block Diagram**

Figure 1-1 show the block diagram of the DW\_fifo\_2c\_df.

Figure 1-1 DW\_fifo\_2c\_df Basic Block Diagram



### **Reset Considerations**

10

# System Resets (synchronous and asynchronous)

The system resets, rst\_s\_n and init\_s\_n for the source (push) domain and rst\_d\_n and init\_d\_n for the destination (pop) domain, work independently between the two domains. This inherently could cause data corruption and false status reporting when the activation of these resets is not coordinated between the two domains at the system level.

The following are some guidelines on how the system resets between the two domains should be coordinated.

For system reset conditions, if the assertion of the resets occurs in one clock domain, the other domain must also assert its reset so that both domains are eventually in reset. That is, at some time in the system reset sequence, both domains must be in the active reset condition simultaneously. The length of the system reset signal(s) assertion must be a minimum of 4 clock cycles of the slowest clock between the two domains. Both clock domain system reset signals, when asserted, should overlap for a minimum of  $f_sync_type + 1$  or  $f_sync_type + 1$  cycles (which ever is larger) of the slowest of the two domains' clocks.

Besides satisfying simultaneous assertion of each domains system reset signals for a minimum number of cycles, the timing of the assertion between these signals needs some consideration. To prevent erroneous clr\_sync\_s and clr\_sync\_d pulses from occurring when system resets are asserted, it is recommended that:

- if the source domain system reset is asserted first, then the destination domain should assert its reset within *f\_sync\_type* +1 clk\_d cycles from the time the assertion of the source domain reset occurred OR
- if the destination domain system reset is asserted first, then the source domain should assert its within  $r\_sync\_type+1$  clk\_s cycles from the time the assertion of the destination domain reset occurred.

If both domains can tolerate a false clr\_sync\_s or clr\_sync\_d (whichever the case) during system reset conditions, then this recommendation can be ignored as long as both clock domains eventually have overlapping active reset conditions.

There are no restrictions on when to release the reset condition on either side. However, to be completely safe, it is recommended, though not required, to release the source clock domain's reset last.

See Figure 1-14 and Figure 1-15 for examples of asynchronous and synchronous system reset assertion.

## rst\_mode Setting

The *rst\_mode* parameter is available to allow the source domain system resets to clear the contents of the RAM (or not). When *rst\_mode* is set to 0, the RAM contents are cleared on rst\_s\_n and/or init\_s\_n assertions. When *rst\_mode* is set to 1, the assertion of rst\_s\_n and init\_s\_n have no affect on the RAM contents.

# Clearing FIFO (synchronous)

The DW\_fifo\_2c\_df contains one coordinated clearing signal from each domain called clr\_s and clr\_d. A minimum of a single clock cycle pulse on either one of these clearing signals initiates a synchronized clearing sequence to each domain for resetting of its sequential devices. This clearing sequence is orchestrated to ensure that the destination domain interface is completely cleared and ready for more data before the source domain is permitted to begin sending.

Figure 1-11 and Figure 1-12 show the clearing sequence for when clr\_s and clr\_d, respectively, are asserted. Additionally, Figure 1-13 shows another clr\_s initiated clearing sequence with a clr\_s that is asserted for longer than a single clk\_s cycle.

It is imperative for data transfer integrity to cease pushing any packets after asserted clr\_s (and while waiting for a subsequent clr\_cmplt\_s pulse) and/or when observing an active clr\_in\_prog\_s. From the destination domain, reading data packets after clr\_d is asserted and/or observing an active clr\_in\_prog\_d would result in corrupt data packet retrieval. Bottom-line, it is very important to halt pushing and popping during the clearing sequence and only start pushing new data after the clr\_cmplt\_s

pulse is observed. Also, during the clearing sequence from when the clr\_s is asserted to clr\_cmplt\_s assertion for the clr s initiated case OR from the time clr d is asserted to clr cmplt s assertion, it is important to realize that the values of all off status flags and word counts in both domains will not be reliable. Only after the completion of the coordinated clearing sequence are the status flags and word counts accurate. Figure 1-11 (clr\_s initiated clearing) shows an example of this.

There is no restriction on how often or how long clr\_s and clr\_d can be asserted. The clearing operation is maintained if in progress and subsequent clr s and/or clr d initiations are made. Once the final assertion of clr\_s and/or clr\_d is made, the sustained clearing sequence eventually comes to completion and all in-progress flags de-assert.

#### Test

The synthesis parameter, *tst\_mode*, controls the insertion of lock-up latches at the points where signals cross between the clock domains, clk\_s and clk\_d. Lock-up latches are used to ensure proper cross-domain operation during the capture phase of scan testing in devices with multiple clocks. When tst mode=1, lockup latches will be inserted during synthesis and will be controlled by the input, test.

With *tst\_mode*=1, the input, test, controls the bypass of the latches for normal operation where test=0 bypasses latches and test=1 includes latches. In order to assist DFT compiler in the use of the lock-up latches, use the "set\_test\_hold 1 *tst\_mode*" command before using the insert\_scan command.

When tst\_mode=0 (which is its default value when not set in the design) no lock-up latches are inserted and the test input is not connected.



The insertion of lock-up latches requires the availability of an active low enable latch cell. If the target library does not have such a latch or if latches are not allowed (using dont\_use commands for instance), synthesis of this module with tst\_mode=1 will fail.

# Memory Depth Considerations and Setting ram depth

Depending on the desired FIFO depth of the design, the *ram\_depth* must be set accordingly.

Ultimately, the RAM must contain an even number of locations. Based on the desired number of FIFO locations, consider the following three cases in choosing the RAM size and ram\_depth setting.

Case 1: If an odd number of FIFO locations are required by the system (from the push interface), call that 'x', then the parameter ram\_depth should be set to 'x'. But, the RAM size should be 'x' + 1. The FIFO controller RAM addresses range from 0 to ram\_depth.

Table 1-8 **Desired Number of FIFO Locations is Odd** 

FIFO Locations Desired	RAM Size	RAM Address Range	ram_depth value
11	12	0 to 11	11
31	32	0 to 31	31

Synopsys, Inc.

12

Case 2: If an even number of FIFO locations is required by the system (from the push interface) but that number is not an integer power of two, call it 'y' locations, then the parameter *ram\_depth* should be set to 'y'. But, the size of the RAM should be 'y' + 2. The FIFO controller RAM addresses range from 0 to *ram\_depth*+1.

Table 1-9 Desired Number of FIFO Locations Is Even but not Power of 2

FIFO Locations Desired	RAM Size	RAM Address Range	ram_depth value
12	14	0 to 13	12
34	36	0 to 35	34

If an even number of FIFO locations is needed in the system (from the push interface) and it is an integer power of two, i.e., 4, 8, 16, 32, etc., then set the *ram\_depth* to exactly the desired FIFO depth and the number of RAM locations accessed will also be the value of *ram\_depth*. The FIFO controller RAM addresses range from 0 to *ram\_depth-1*.

Table 1-10 Desired Number of FIFO Locations Is Even and Power of 2

FIFO Locations Desired	RAM Size	RAM Address Range	ram_depth value
32	32	0 to 31	32
128	128	0 to 127	128

These restrictions are derived from the following facts:

- The memory depth must always be an even number to permit all transitions of the internal Gray coded pointers to be Gray (DW\_gray\_sync).
- For non-power of two depths, the memory size must be at least one greater than *ram\_depth* to allow the pointer arithmetic to unambiguously differentiate between the empty and full states.

### Writing to the Memory (push)

A push is executed when:

- The push\_s\_n input is asserted (active low), and
- The full\_s flag is inactive (low) at the rising edge of clk\_s.

Asserting push\_s\_n when full\_s is inactive causes the FIFO to prepare to write the value at the data\_s input port to the internal RAM. On the next rising edge of clk\_s, the data\_s is written into the RAM and the internal write address pointer is advanced.

The push\_s\_n must be asserted early enough to propagate through the FIFO controller to the RAM before the ensuing clock.

13

#### **Write Errors**

An error occurs if a push operation is attempted while the RAM (within the FIFO) is full. That is, the error\_s output goes active if:

- The push\_s\_n input is asserted (low), and
- The full\_s flag is active (high) on the rising edge of clk\_s.

When a push error occurs, the data word that the application attempted to push onto the FIFO is lost and the internal write address does not advance. After a push error, even though a data word was lost at the time of the error, the FIFO remains in a valid full state and can continue to operate properly with respect to the data that was contained in the FIFO before the push error occurred.

## Destination Domain Caching (pop interface pre-fetching)

The popping interface contains output buffering (pre-fetching cache) via the DW\_fifoctl\_2c\_df with the number of pipeline stages determined by the *mem\_mode* parameter. When the cache is not fully populated with valid data and the RAM is detected as having valid entries, data is automatically pre-fetched into the cache to provide immediate data availability at pop requests no matter which mode of read port the RAM is using (asynchronous versus 1-deep synchronous versus 2-deep synchronous). An extra latency applies not only to when the first data word arrives at the pop interface but also to when FIFO fullness information is delivered to the word\_cnt\_d and pop interface status flag ports.

At a minimum, there will always be at last one buffering stage in the cache which is seen at the pop interface. However, only the first word of a burst of words incurs a one clk\_d cycle latency before being read from the RAM and presented to the pop interface. Below is a list identifying the number of prefetching stages of the cache used based on the *mem\_mode* parameter value.

Table 1-11 Pop Interface Cache Sizes

mem_mode values	Number of caching stages	
0 or 4	1	
1, 2, 5, or 6	2	
3 or 7	3	

# Reading from the FIFO (pop)

The cache of the DW\_fifoctl\_2c\_df is the data interface of the FIFO and it is made up of pipelined data words based on the *mem\_mode* parameter as described in Table 1-11. When the head of the cache (the data\_d output port) contains a valid entry the FIFO is considered not empty, i.e. the empty\_d flag is not asserted, a legal pop of the FIFO is allowed (asserting pop\_d\_n). When empty\_d is not asserted the data\_d contents is the next valid word from the FIFO. The assertion of pop\_d\_n causes the cache pipeline to shift valid data on the next rising edge of clk\_d. If active RAM data out internally is available, the RAM data output is loaded into the closest vacated stage to the head of the cache. For example, if only the head stage of the cache contains valid data and RAM data output is valid and pop\_d\_n is asserted, then on the next rising edge of clk\_d the RAM data output is loaded to the head of the cache. This event would keep empty\_d deasserted and allow for another pop on the next rising edge of clk\_d.

15

However, if only the head of the cache contains valid data and RAM data output is not valid and pop\_d\_n is asserted, then on the next rising edge of clk\_d the data value at the head of the cache (data\_d) is held BUT the empty\_d flag gets asserted. Thus, assertion of the empty\_d flag declares the contents at data\_d irrelevant.

It is worth noting that due to the pipelining nature of the read data path, the head of the cache may not contain relevant data, hence the FIFO is declared empty, but data from previous read operations could be in transit and making their way to the head of the cache. So, empty only means that the head of the cache does not contain relevant data, but there could still be relevant data being actively processed through the read data path.

#### Read Errors

An error occurs if a pop operation is attempted while the FIFO is empty (as perceived by the pop interface). That is, the error\_d output goes active if:

- The pop\_d\_n input is active (low), and
- The empty\_d flag is active (high) on the rising edge of clk\_d.

When a pop error occurs, the internal read address does not advance. After a pop error the FIFO is still in a valid empty state and can continue to operate properly.

## **Error Outputs and Flag Status**

The error outputs and flags are initialized as follows:

- fifo\_empty\_s, empty\_s, almost\_empty\_s, empty\_d, and almost\_empty\_d are initialized to 1 (high)
- All other flags and the error outputs are initialized to 0 (low)

#### **Pre-fetch Cache Architectures and Power Considerations**

As mentioned earlier, there are two pre-fetch cache architectures (that reside in the underlying DW\_fifoctl\_2c\_df component) which are parameter selectable that allows for power optimization: pipelined (PL) and register file (RF) types.

The PL caching style (rtl implementation) is effectively a shift register of 1, 2, or 3 stages. Active switching through each stage occurs during shifting initiated by pop requests with pending valid data in either the RAM or cache stages behind the head location. In cases with a wide data bus and cache configurations of 2 or 3 deep, this could represent the majority of the register switching power consumption within the component.

As an alternative architecture for cache depths of 2 or 3, the pre-fetch cache is organized as a RF structure ('lpwr' implementation). For the RF cache structure, the shifting between pipelined cache entries is eliminated and replaced with write and read pointer manipulation to access cache elements; a mini-FIFO of sorts.

The two caching architectures are provided to give the designer flexibility in selecting the caching architecture that will yield the lowest total power consumption.

Knowing which pre-fetch cache architecture to choose is highly dependent on factors such as technology, clock rate, data width, pre-fetch cache depth, ram depth, and data flow characteristics through the FIFO.

With all variables being equal, the advantage that either cache architecture provides in terms of optimal power dissipation is based particularly on the type of data flow behavior through the DW\_fifo\_2c\_df.

Generally, there's no specific rule of thumb in selecting which cache architecture will render the least power dissipation. This may require the design process to include some experimentation in using both cache styles to characterize behavior based on the system parameters.


Keep in mind, criticality in choosing which pre-fetch cache architecture is only meaningful in a system when the parameter *mem\_mode* is not 0 nor 4. That is, when the cache depth is 2 or 3, the selection of the cache architecture would become relevant. When *mem\_mode* is either 0 or 4 the pre-fetch cache depth is 1 and defaults to the 'rtl' implementation.

However, as a starting point here are two data flow behaviors and the cache architecture that most likely will yield a better power result over the other. Of course, this is assuming that this data flow is a significant power consumption factor through the DW\_fifoctl\_2c\_df.

The key factor that determines which cache architecture will provide the least power consumption over the other hinges around the behavior of the pop requests (pop\_d\_n). If pop requests are issued in short bursts of 3 or less, the RF cache ('lpwr' implementation) will most likely yield the least power consumption versus the PL cache architecture ('rtl' implementation). If however, pop requests that occur in longer contiguous bursts favor the PL cache architecture. The following two cases show the two extremes in data flow behavior.

## CASE 1: Push packets and pop alternately with 2 cycles active then 2 cycles inactive

Figure 1-2 Data flow of Popping Small Bursts



The data flow behavior for Figure 1-2 shows a packet of length *depth* (8 in this case) with words pushed contiguously before pushing halts. The pop activity begins as the FIFO is approximately half full and


17

follows a progression of 2 cycles active and 2 cycles idle. This particular data flow, with a cache depth of 3, is the best-case behavior that favors the selection of the Register File (RF) cache architecture (arch\_type of 1 and mem\_mode of 3 of 7). Similarly, the pop request being active every other cycle for cache depth of 2 (arch\_type of 1 and mem\_mode of 1, 2, 5 or 6) would be the best-case data flow behavior geared to selecting the RF cache style. The disparity in power savings increases with larger width parameter values since a larger data path portion begins to dwarf the other portions of the component and, thus, the data flow plays a more prominent contributor to the overall dynamic power. That is, with larger width parameter values, the data flow through the component in the PL cache will be produce larger dynamic power numbers than the RF cache architecture. Thus, the advantage towards using the RF cache style is greater. Conversely, as RAM depth increases along with widening data widths, the RAM power becomes a larger portion of the overall power consumption and will have tendency to proportionally reduce the influence that power savings gained from the use RF cache implementation.

For example, taking into account the above <code>pop\_d\_n</code> behavior (popping small bursts), a FIFO with <code>data\_width</code> of 32 and <code>ram\_depth</code> of 8 vs. a <code>data\_width</code> of 32 and a <code>ram\_depth</code> of 64 will most likely result in a larger percentage improvement of the RF cache over the PL cache for the <code>ram\_depth</code> of 8 since the RAM itself will be much smaller and its total power consumption much less than the RAM with <code>ram\_depth</code> of 64. Thus, the absolute power consumption difference of the RF cache compared to the PL cache is a bigger proportion of the overall power consumption of the component leading to a bigger percentage benefit. That is, increasing the size of RAM is inversely proportional to the percentage of power savings gained from using the RF cache over the PL cache. Again, the benefits will vary based on system behavior, configuration, technology, etc.

# **CASE 2: Popping in long contiguous bursts**

Figure 1-3 Data flow of Popping Continuously



When long bursts of contiguous pop requests are issued (Figure 1-3), this produces a type of data flow more conducive to using the PL cache architecture. The power benefits of using the PL cache over the RF cache in this data flow condition comes from the fact that the front of the cache is continuously being written to and read from. From the PL cache perspective one stage of the cache is being used at a time and effectively the other stages of the cache are unused during this time. So, the dynamic power of shifting through many stages of the cache does not occur. In the RF cache however, data is being written to cache just like in the PL cache case but the write and read addressing logic is updating every cycle. This activity of the write and read addressing logic is the extra power consumption that the RF cache architecture has that the PL cache does not. Thus, the PL cache architecture would be optimal, in general, for this type of data flow.

Note that in CASE 1 above, the write and read address logic is always active as well. But the difference there is that the data flow through the cache caused by the bursting pop requests is such that the cache is full, almost full, or becoming full. Thus, all the cache locations are shifting in or out data on every cycle. Therefore, power consumption of the cache is predominantly the shifting of data (inherent to the PL cache) and not the write and read address logic. Thus, selecting the RF cache, in general, will provide best power consumption results in the CASE 1 scenario. Again, the differences in favor of the RF cache over the PL cache in this data flow behavior increase as data widths increase.

# Synchronization Between Clock Domains

Each interface (source domain (push) and destination domain (pop)) operates synchronous to its own clock: clk\_s and clk\_d, respectively. Each interface is independent, containing its own state machine and flag logic. The pop interface has the primary read address counter and a synchronized copy of the write address counter. The push interface has the primary write address counter and a synchronized copy of the read address counter. The two clocks may be asynchronous with respect to each other. The FIFO controller performs inter-clock synchronization in order for each interface to monitor the actions of the other. This enables the number of words in the FIFO at any given point in time to be determined independently by the two interfaces.

The only information that is synchronized across clock domain boundaries is the read or write address generated by the opposite interface. If an address is transitioning while being sampled by the opposite interface (for example, wr\_addr\_s sampled by clk\_d), sampling uncertainty can occur. By Gray coding the address values that are synchronized across clock domains, this sampling uncertainty is limited to a single bit. Single bit sampling uncertainty results in only one of two possible Gray coded addresses being sampled: the previous address or the new address. The uncertainty in the bit that is changing near a sampling clock edge directly corresponds to an uncertainty in whether the new value will be captured by the sampling clock edge or whether the previous value will be captured (and the new value may be captured by a subsequent sampling clock edge). Thus, there are no errors in sampling Gray coded pointers, just a matter of whether a change of pointer value occurs in time to be captured by a given sampling clock edge or whether it must wait for the next sampling clock edge to be registered. To do this transporting of Gray code addressing, the DesignWare component DW\_gray\_sync is instantiated for both directions.

# f\_sync\_type and r\_sync\_type

The  $f\_sync\_type$  and  $r\_sync\_type$  parameters determine the number of register stages (1, 2, 3 or 4) used to synchronize the internal Gray code read pointer to clk\_s (represents by  $r\_sync\_type$ ) and internal Gray code write pointer to clk\_d (represented by  $f\_sync\_type$ ). A value of one (1) indicates single-stage synchronization; a value of two (2) indicates double-stage synchronization; a value of three (3) indicates triple-stage synchronization; a value of four (4) indicates quadruple-stage synchronization. Single-stage synchronization is only adequate when using very slow clock rates (with respect to the target technology).

19

There must be enough timing slack to allow meta-stable synchronization events to stabilize and propagate to the pointer and flag registers.



Since timing slack and selection of register types is very difficult to control and metastability characteristics of registers are extremely difficult to ascertain, single-stage synchronization is not recommended and, thus, not available.

Double-stage synchronization is desirable when using relatively high clock rates. It allows an entire clock period for meta-stable events to settle at the first stage before being cleanly clocked into the second stage of the synchronizer. Double-stage synchronization increases the latency between the two interfaces, resulting in flags that are less up to date with respect to the true state of the FIFO.

Triple-stage synchronization is desirable when using very high clock rates. It allows an entire clock period for meta-stable events to settle at the first stage before being clocked into the second stage of the synchronizer. Then, in the unlikely event that a meta-stable event propagates into the second stage, the output of the second stage is allowed to settle for another entire clock period before being clocked into the third stage. Triple-stage synchronization increases the latency between the two interfaces, resulting in flags that are less up to date with respect to the true state of the FIFO.

Quadruple-stage synchronization is desirable in extreme differences in clock rates between the two domains.

# **Empty to Not Empty Transitional Operation**

When the FIFO is empty, empty\_s and empty\_d are active (high). During the first push (push\_s\_n active [low]), the rising edge of clk\_s writes the first word into the FIFO. Initially, the empty\_s flag is driven low.

The <code>empty\_d</code> flag does not go low until 1 to 4 cycles (of <code>clk\_d</code>) after the new internal Gray code write pointer has been synchronized to <code>clk\_d</code>. This could be as long as 2 to 8 cycles (depending on the values of the  $f\_sync\_type$  and  $mem\_mode$  parameters). Refer to the timing diagrams for more information. The system design should allow for this latency in the depth budgeting of the FIFO design.

The <code>empty\_d</code> flag is based on the validity of the data sitting at the head of the cache. It does not represent a count value of valid data entries in the RAM and cache pipeline. To identify precisely the number of valid data entries in the FIFO, refer to the <code>word\_cnt\_d</code> output port that gives the updated FIFO word count from the pop interface perspective.

# RAM Not Empty to RAM Empty Transitional Operation

When the RAM module is almost empty, the <code>empty\_s</code> is inactive (low), <code>almost\_empty\_d</code> and the <code>empty\_d</code> could be either state depending on the cache state. When the last word of the RAM is retrieved to populate an available spot in the cache, the next rising edge of <code>clk\_d</code> causes the <code>empty\_d</code> flag to be driven low.

The empty\_s flag is not asserted (high) until one cycle (of clk\_s) after the new internal Gray code read pointer has been synchronized to clk\_s. This could be as long as 2 to 6 cycles (depending on the value of the  $r_sync_type$  parameter) from the time the read pointer changed in the pop domain. Refer to the timing diagrams for more information.

You should be aware of this latency when designing the system data flow protocol.

### Note about Full status

The concept of full with respect to each domain is different because of the cache that resides in the destination domain (pop interface). In the source domain (push interface), the concept of full is with respect to the RAM module contents based on full\_s. In the destination domain, the concept full is with respect to the RAM module and cache contents based on full\_d. In describing the dynamics of full in the following two sections, the starting point is always in the perspective of the destination domain.

# **Full to Not Full Transitional Operation**

When the FIFO is full (RAM and cache full), both full\_s and full\_d are active (high). During the first pop (pop\_d\_n active low), the rising edge of clk\_d reads the first word out of the FIFO. The full\_d flag is driven low.

The full\_s flag does not go low until one cycle (of clk\_s) after the new internal Gray code read pointer has been synchronized to clk\_s. This could be as long as 2 to 6 cycles (depending on the value of the  $r\_sync\_type$  parameter) from the time the read pointer in the destination is updated. Refer to the timing diagrams for more information.

You should be aware of this latency when designing the system data flow protocol.

# Not Full to Full Transitional Operation

When the RAM is almost full (with respect to the source domain) both full\_s and full\_d are inactive (low) and almost\_full\_s is active (high). During the final push (push\_s\_n active (low)) assuming no pops and the cache is fully populated, the rising edge of clk\_s writes the last word into the RAM. The full\_s flag is driven high.

The full\_d flag is not asserted (high) until one cycle (of clk\_d) after the new internal Gray code write pointer has been synchronized to clk\_d (only after full\_s is asserted and the cache is full). This could be as long as 2 to 6 cycles (depending on the value of the  $f_sync_type$  parameter) from when the write pointer in the source domain got updated. Refer to the timing diagrams for more information.

You should allow for this latency in the depth budgeting of the FIFO design.

#### **Errors**

#### err\_mode

The *err\_mode* parameter determines whether the error\_s and error\_d outputs remain active until reset (persistent) or for only the clock cycle in which the error is detected (dynamic).

When the *err\_mode* parameter is set to 0 at design time, persistent error flags are generated. When the *err\_mode* parameter is set to 1 at design time, dynamic error flags are generated.

### error\_s Output

The error\_s output signal indicates that a push request was seen while the full\_s output was active (high) (an overrun error). When an overrun condition occurs, the internal write address pointer does not advance, and the internal RAM write enable is not activated.

21

Therefore, a push request that would overrun the FIFO is, in effect, rejected, and an error is generated. This guarantees that no data already in the FIFO is destroyed (overwritten).

Other than the loss of the data accompanying the rejected push request, FIFO operation can continue without reset.

### error\_d Output

The error\_d output signal indicates that a pop request was seen while the empty\_d output signal was active (high) (an underrun error). When an underrun condition occurs, the internal read address pointer does not decrement, as there is no data in the FIFO to retrieve.

The FIFO timing is such that the logic controlling the pop\_d\_n input would not see the error until nonexistent data had already been registered by the receiving logic. This is easily avoided if this logic can pay close attention to the empty\_d output and thus avoid an underrun completely.

## **Controller Status Flag Outputs**

The two halves of the FIFO controller each have their own set of status flags indicating their separate view of the state of the FIFO. It is important to note that both the push interface and the pop interface perceives the state of fullness of the FIFO independently based on information from the opposing interface that is delayed up to three clock cycles for proper synchronization between clock domains. Also, due to the cache present in the destination domain (pop interface) fullness will be based on RAM and cache contents whereas the source domain (push interface) only considers the RAM contents for its fullness. The same is true for the state of emptiness with one exception regarding empty\_d.

The push interface status flags respond immediately to changes in state caused by push operations but there is delay between pop operations and corresponding changes of state of the push status flags. This delay is due to the latency introduced by the registers used to synchronize the internal Gray coded read pointer and prefetch cache count to clk\_s. The pop interface status flags respond immediately to changes in state caused by pop operations but there is delay between push operations and corresponding changes of state of the pop status flags. This delay is due to the latency introduced by the registers used to synchronize the internal Gray coded write pointer to clk\_d.

Most status flags have a property which is potentially useful to the designed operation of the FIFO controller. These properties are described in the following explanations of the flag behaviors.

## empty\_s

The <code>empty\_s</code> output, active high, is synchronous to the <code>clk\_s</code> input. <code>empty\_s</code> indicates to the push interface that the RAM module is empty. During the first push, the rising edge of <code>clk\_s</code> causes the first word to be written into the RAM, and <code>empty\_s</code> is driven low.

The action of the last word being popped from a nearly empty RAM module is controlled by the pop interface. Thus, the <code>empty\_s</code> output is asserted only after the new internal Gray code read pointer (from the pop interface) is synchronized to <code>clk\_s</code> and processed by the status flag logic.

# Property of empty\_s

If empty\_s is active (high) then the RAM module is truly empty. This property does not apply to empty\_d.



When using push status outputs to make decisions on writing into the FIFO, use empty\_s and word\_cnt\_s instead fifo\_empty\_s and fifo\_word\_cnt\_s. The empty\_s and word\_cnt\_s signals provide accurate information about how much space is available for writing into the RAM of the FIFO. For detailed information about fifo\_empty\_s and fifo\_word\_cnt\_s, see "Behavior of fifo\_empty\_s and fifo\_word\_cnt\_s" on page 23.

## almost\_empty\_s

The almost\_empty\_s output, active high, is synchronous to the clk\_s input. The almost\_empty\_s output indicates to the push interface that the RAM module is almost empty when there are no more than ae\_level\_s (input port) words currently in the RAM module to be popped as perceived at the push interface.

The ae\_level\_s input port defines the almost empty threshold with respect to the RAM module of the push interface independent of that of the pop interface. The almost\_empty\_s output is useful when it is desirable to push data into the RAM module in bursts (without allowing the RAM module to become empty).

### Property of almost\_empty\_s

If almost\_empty\_s is active (high) then the RAM module has at least ( $ram\_depth - ae\_level\_s$ ) available locations. Therefore such status indicates that the push interface can safely and unconditionally push ( $ram\_depth - ae\_level\_s$ ) words into the RAM module. This property guarantees that such a "blind push" operation will not overrun the RAM module.

## half\_full\_s

The half\_full\_s output, active high, is synchronous to the clk\_s input, and indicates to the push interface that the RAM module has at least half of its memory locations occupied as perceived by the push interface.

## Property of half full s

If half\_full\_s is inactive (low) then the RAM module has at least half of its locations available. Thus such status indicates that the push interface can safely and unconditionally push (INT(ram\_depth/2)+1) words into the RAM module. This property guarantees that such a "blind push" operation will not overrun the RAM module.

### almost\_full\_s

The almost\_full\_s output, active high, is synchronous to the clk\_s input. The almost\_full\_s output indicates to the push interface that the RAM module is almost full when there are no more than af\_level\_s empty locations in the RAM module as perceived by the push interface.

The af\_level\_s input port defines the almost full threshold with respect to the RAM module of the push interface independent of the pop interface. The almost\_full\_s output is useful when more than one cycle of advance warning is needed to stop the flow of data into the RAM module before it becomes full (to avoid a RAM module overrun).

## Property of almost full s

If almost\_full\_s is inactive (low) then the RAM module has at least (af\_level\_s+1) available locations. Thus such status indicates that the push interface can safely and unconditionally push (af\_level\_s+1) words into the RAM module. This property guarantees that such a "blind push" operation will not overrun the RAM module.

## full s

The full\_s output, active high, is synchronous to the clk\_s input. The full\_s output indicates to the push interface that the RAM module is full. During the final push, the rising edge of clk\_s causes the last word to be pushed, and full\_s is asserted.

The action of the first word being popped from a full RAM module is controlled by the pop interface. Thus, the full\_s output goes low only after the new internal Gray code read pointer from the pop interface is synchronized to clk\_s and processed by the status flag state logic.

# Behavior of fifo\_empty\_s and fifo\_word\_cnt\_s

The fifo\_empty\_s and fifo\_word\_cnt\_s status outputs are meant to indicate the *general* state of the FIFO. For example, when the FIFO is nearing empty, there can be a one clk\_s cycle window when the fifo\_empty\_s indicates "empty" when there is still one valid word stored in the FIFO. Also, the fifo\_word\_cnt\_s output value can be off by a ±1 words for one clk\_s cycle before achieving steady state. That is, when at the "close to empty state", the fifo\_word\_cnt\_s could report a '0' or '2' when there is actually '1' valid word in the FIFO. The reason behind this stems from there being two pieces of information from the pop domain that are synchronized and merged into the push domain, the "pop read pointer" and "pop pre-fetch cache count". In the block diagram in Figure 1-1 on page 10, these signals are "rd\_ptr\_d" and "cache\_inuse\_d", respectively.

The "rd\_ptr\_d" and "cache\_inuse\_d" signals are then sent to the push domain (clk\_s) in parallel for synchronization. Although, together, they represent the correct count (one word in the FIFO) in the pop domain, their values may incur sampling issues at the push domain synchronizers due to logic delay and meta-stability, and the sampling issues can cause momentary instability in the push domain. This momentary instability can result in inaccurate values on fifo\_word\_cnt\_s and fifo\_empty\_s for one clk\_s cycle. Steady state will occur, provided pushing and popping activities are suspended long enough for all the synchronization to stabilize.


Below are two sets of waveforms that show the possible inaccurate behavior of fifo\_word\_cnt\_s and fifo\_empty\_s for a single word push and with no popping.

The following configuration values were used for Figure 1-4 on page 24 and Figure 1-5 on page 25:

```
width = 32
ram\_depth = 16
f\_sync\_type = 2
r\_sync\_type = 2
mem\_mode = 0
```

In Figure 1-4, the waveforms show a push request being made with push\_s\_n going to '0' for one clk\_s cycle. Notice that no pop request is made throughout (pop\_n\_d stays at '1'). So, effectively, the FIFO has one valid word in it. As the pre-fetch to cache occurs (reading from the RAM), the read pointer and cache count from the pop domain are synchronized back to the push domain. In this case, fifo\_word\_cnt\_s goes from '1' to '0' and then back to '1'. The transition to '0' is the instability, and is due to a synchronization sampling error causing a disparity between the read pointer and cache count in the push domain. This behavior is expected as fifo\_word\_cnt\_s stabilizes at '1' after one clk\_s cycle. Notice also that fifo\_empty\_s goes to '1' for a clk\_s cycle coinciding with fifo\_word\_cnt\_s being '0'.


Figure 1-4 Push Request Showing Instability On fifo\_word\_cnt\_s (Example 1)



25

In Figure 1-5, the waveforms show a push request being made with push\_s\_n going to '0' for one clk\_s cycle. Notice that no pop request is made throughout (pop\_n\_d stays at '1'). So, effectively, the FIFO has one valid word in it. As the pre-fetch to cache occurs (reading from the RAM), the read pointer and cache count from the pop domain are synchronized back to the push domain. In this case, fifo\_word\_cnt\_s goes from '1' to '2' and then back to '1'. The transition to '2' is the instability, and is due to a synchronization sampling error causing a disparity between the read pointer and cache count in the push domain. This behavior is expected as fifo\_word\_cnt\_s stabilizes at '1' after one clk\_s cycle.

Figure 1-5 Push Request Showing Instability On fifo\_word\_cnt\_s (Example 2)



# **Blind Pushing**

Blind pushing is the operation of performing consecutive-cycle pushing without the risk of RAM overruns (overflows). The number of consecutive pushing cycles is predicated on the setting of level thresholds (af\_level\_s and/or ae\_level\_s) and the initiation of pushing is based on the state of the source domain status flags (almost\_full\_s and/or almost\_empty\_s, respectively, half\_full\_s, or full\_s). In general, any pushing operation must rely on one or more of the provided source domain status flags (including empty\_s) to know when pushing can begin and to prevent overrun. A common practice for implementing blind pushing operations is to use the af\_level\_s input value coupled with the almost\_full\_s status flag. For example, if the af\_level\_s is set to 2 and the source domain interface almost\_full\_s status flag is 0, then it would be safe to begin pushing (push\_s\_n to logic 0) consecutive operations of duration 3 (af\_level\_s+1) without overrunning the RAM after which the push request MUST be released (for example, push\_s\_n must go to logic 1).

### empty\_d

The <code>empty\_d</code> output, active high, is synchronous to the <code>clk\_d</code> input. <code>empty\_d</code> indicates to the pop interface that the head of the cache does not contain relevant data. It does not mean, per se that the RAM module or other stages of the cache don't contain valid data. The action of the last word being popped from a nearly <code>empty\_FIFO</code> is controlled by the pop interface. Thus, the <code>empty\_d</code> output is asserted at the rising edge of <code>clk\_d</code> that causes the last word to be popped from the FIFO.

The last word in this context refers to when the RAM module is empty and the only relevant data word is sitting at the head of the cache pipeline.

The action of pushing the first word into an empty FIFO is controlled by the push interface. That means <code>empty\_d</code> goes low only after the new internal Gray code write pointer from the push interface is synchronized to <code>clk\_d</code>, data is read from the RAM module, and then placed into the cache.

#### Property of empty d

If empty\_d is active (high), then the head of the pre-fetch cache does not contain a valid data word.

## almost\_empty\_d

The almost\_empty\_d output, active high, is synchronous to the clk\_d input. almost\_empty\_d indicates to the pop interface that the FIFO is almost empty when there are no more than ae\_level\_d (input port) words currently in the FIFO to be popped.

The ae\_level\_d input port defines the almost empty threshold with respect to the entire FIFO of the pop interface independent of the push interface. The almost\_empty\_d output is useful when more than one cycle of advance warning is needed to stop the popping of data from the FIFO before it becomes empty (to avoid a FIFO underrun).

#### Property of almost empty d

If almost\_empty\_d is inactive (low) then there are at least (ae\_level\_d +1) words in the

FIFO. Therefore such status indicates that the pop interface can safely and unconditionally pop (ae\_level\_d +1) words out of the FIFO. This property guarantees that such a "blind pop" operation will not underrun the FIFO.

27

## half\_full\_d

The half\_full\_d output, active high, is synchronous to the clk\_d input. The half\_full\_d output indicates to the pop interface that the FIFO has at least half of its memory locations occupied.

## Property of half\_full\_d

If half\_full\_d is active (high) then at least half of the words in the FIFO are occupied. Therefore such status indicates that the pop interface can safely and unconditionally pop INT((eff\_depth+1)/2) words out of the FIFO, where eff\_depth is defined in Table 2. This property guarantees that such a "blind pop" operation will not underrun the FIFO.

## almost\_full\_d

The almost\_full\_d output, active high, is synchronous to the clk\_d input. The almost\_full\_d output indicates to the pop interface that the FIFO is almost full when there are no more than af\_level\_d empty locations in the FIFO as perceived by the pop interface.

The af\_level\_d input port defines the almost full threshold with respect to the entire FIFO of the pop interface independent of that of the push interface. The almost\_full\_d output is useful when it is desirable to pop data out of the FIFO in bursts (without allowing the FIFO to become empty).

## Property of almost\_full\_d

If almost\_full\_d is active (HIGH) then there are at least (eff\_depth - af\_level\_d) words in the FIFO, where eff\_depth is defined in Table 2. Therefore such status indicates that the pop interface can safely and unconditionally pop (eff\_depth - af\_level\_d) words out of the FIFO. This property guarantees that such a "blind pop" operation will not underrun the FIFO.

## full\_d

The full\_d output, active high, is synchronous to the clk\_d input. full\_d indicates to the pop interface that the FIFO is full. The action of popping the first word out of a full FIFO is controlled by the pop interface. Thus, the full\_d output goes low at the rising edge of the clk\_d that causes the first word to be popped.

The action of the last word being pushed into a nearly full FIFO is controlled by the push interface. This means the full\_d output is asserted only after the new write pointer from the push interface is synchronized to clk\_d and processed by the status flag state logic.

# Property of full\_d

If full\_d is active (high) then the FIFO is truly full. This property does not apply to full\_s.

# **Blind Popping**

Blind popping is the operation of performing consecutive-cycle popping without the risk of FIFO underruns (underflows). The number of consecutive popping cycles is predicated on the setting of level thresholds (ae\_level\_d and/or af\_level\_d) and the initiation of popping is based on the state of the destination domain status flags (almost\_empty\_d and/or almost\_full\_d, respectively, half\_full\_d, or full\_d). In general, any popping operation must rely on one or more of the provided destination domain status flags (including empty\_d) to know when popping can begin and to prevent underrun. A common practice for

implementing blind popping operations is to use the ae\_level\_d input value coupled with the almost\_empty\_d status flag. For example, if the ae\_level\_d is set to 1 and the destination domain interface of the DW\_fifoctl\_2c\_df calculates a word\_cnt\_d of 2 and the pre-fetch cache has a sufficient number of words installed to guarantee contiguously popped words, then the registered almost\_empty\_d status flag will go from 1 to 0. Once the almost\_empty\_d is at 0, pop operations can immediately start (pop\_d\_n of logic 0 sampled on the next rising-edge of clk\_d). The duration of consecutive popping cycles (or blind popping) to guarantee no FIFO underruns would then be 2 (ae\_level\_d+1) after which the pop request must be released (for example, pop\_d\_n must go to logic 1).



The word count output (word\_cnt\_d) cannot be used for triggering blind popping operations

# **Timing Waveforms**

Figure 1-6 shows an 8-deep RAM configured with <code>mem\_mode = 0</code>. The <code>mem\_mode</code> setting implies that there is a one deep cache in the destination domain and, hence, defines a 9 deep FIFO. With the source clock (<code>clk\_s</code>) slower by a factor of 2 compared to the destination clock (<code>clk\_d</code>), 9 consecutive pushes (<code>push\_s\_n</code> asserted) can be issued without overrunning the RAM since the destination interface is able to read from RAM at least one data packet.

Notice that after each <code>clk\_s</code> cycle that samples <code>push\_s\_n</code> as 0, <code>word\_cnt\_s[3:0]</code> increments (<code>word\_cnt\_s[3:0]</code> represents the number of valid entries in RAM). The only exception is on the 6th push in which <code>word\_cnt\_s[3:0]</code> holds at a value of 5. This is due to the cache in the destination getting load with the first location in the RAM. Thus, freeing up that location and reducing the number of valid entries. So, if the 6th push did not happen, the <code>word\_cnt\_s[3:0]</code> would have been 4 due to the loading of the first RAM location to cache (which increments RAM read address from 0 to 1). But with the 6th push occurring where it did, the value of <code>word\_cnt\_s[3:0]</code> stays at 5.

Furthermore, during the pushing activity the destination domain logic detects that the cache is empty and the RAM becomes non empty as indicated by the signal word\_cnt\_d[3:0] registering a value 1 (non-zero value). This detection initiates are read operation of RAM.

After 9 consecutive pushes are performed, a 10th push is issued that causes an overrun condition of the RAM indicated by error\_s going to 1. The error\_s signal only stays at 1 for a single clk\_s cycle in this case because the *err\_mode* parameter is set to 1.



The signal, Actual\_FIFO\_WordCnt[3:0], at the bottom of the waveform is provided only as reference and it does not exist in the DW\_fifo\_2c\_df component.

Actual\_FIFO\_WordCnt[3:0] is meant to provide an idealized value of the number valid entries in the FIFO at any one time independent of either interface.

Figure 1-6 Push Until Full and Error with clk\_s slower than clk\_d (RAM depth a power of 2)




Figure 1-7 shows popping activity from the FIFO full condition to the FIFO empty condition. As long as empty\_d is a 0, pop\_d\_n is asserted (low). word\_cnt\_d[3:0] represents the number of valid entries in the FIFO. In this example, before popping is performed the word\_cnt\_d[3:0] value is 9 and empty\_d is 0. Therefore, popping 9 consecutive clk\_d cycles empties the FIFO as shown in the waveform.

A 10th pop is performed when <code>empty\_d</code> is 1 which causes an underrun of the cache and the <code>error\_d</code> status signal to go high for a <code>clk\_d</code> cycle. <code>error\_d</code> is only active for one <code>clk\_d</code> cycle because the parameter <code>err\_mode</code> is set to 1.

NOTE: The signal, Actual\_FIFO\_WordCnt[3:0], at the bottom of the waveform is provided only as reference and it does not exist in the DW\_fifo\_2c\_df component. Actual\_FIFO\_WordCnt[3:0] is meant to provide an idealized value of the number valid entries in the FIFO at any one time independent of either interface.

Figure 1-7 Pop Until Empty and Error with clk\_s slower than clk\_d (RAM depth a power of 2)




Figure 1-8 shows the latency of a single word push and pop along with the empty flags for both domains with  $f_sync_type$  and  $r_sync_type$  parameters set to 2.

Figure 1-8 Single Word Push/Pop Timing with Double Synchronization




Figure 1-9 is similar to Figure 1-6 except that the parameters *ram\_depth*, *mem\_mode*, and *err\_mode* have been changed.

With the combination of *ram\_depth* being 6 and *mem\_mode* set to 3, the FIFO depth derives to be 9. The *mem\_mode* setting of 3 indicates that the RAM that is being used in the DW\_fifo\_2c\_df contains re-timing of read address and control signals AND re-timing of the RAM data output. Having RAM configure this way requires a cache depth of 3 (automatically derived). So, with the RAM depth being 6 and the cache depth being 3, the overall FIFO depth is 9.

The parameter *err\_mode* in this timing diagram is set to 1. Therefore, in the event of the overrun condition of the RAM, the <code>error\_s</code> status flag only asserts upon occurrence of the error. If no overrun condition is present, then <code>error\_s</code> de-asserts on the next clock cycle

NOTE: The signal, Actual\_FIFO\_WordCnt[3:0], at the bottom of the waveform is provided only as reference and it does not exist in the DW\_fifo\_2c\_df component. Actual\_FIFO\_WordCnt[3:0] is meant to provide an idealized value of the number valid entries in the FIFO at any one time independent of either interface.

Figure 1-9 Push Until RAM Full and Error with clk\_s slower than clk\_d (RAM depth a non-power of 2)




Figure 1-10 is similar to Figure 1-7 except that the parameters <code>ram\_depth</code>, <code>mem\_mode</code>, and <code>err\_mode</code> have been changed. With the combination of <code>ram\_depth</code> being 6 and <code>mem\_mode</code> set to 3, the FIFO depth derives to be 9. The <code>mem\_mode</code> setting of 3 indicates that the RAM that is being used in the DW\_fifo\_2c\_df contains retiming of read address and control signals AND re-timing of the RAM data output. Having RAM configure this way requires a cache depth of 3 (automatically derived). So, with the RAM depth being 6 and the cache depth being 3, the overall FIFO depth is 9.

The parameter *err\_mode* in this timing diagram is set to 0. Therefore, in the event of the overrun condition of the FIFO, the <code>error\_d</code> status flag asserts and stays asserted until either a system reset or coordinated clearing sequence of the two domains.



The signal, Actual\_FIFO\_WordCnt[3:0], at the bottom of the waveform is provided only as reference and it does not exist in the DW\_fifo\_2c\_df component.

Actual\_FIFO\_WordCnt[3:0] is meant to provide an idealized value of the number valid entries in the FIFO at any one time independent of either interface.

Figure 1-10 Pop Until Empty and Error with clk\_s slower than clk\_d (RAM depth a non-power of 2)




Figure 1-11 shows the initiation of the coordinated clearing sequence from the source domain via assertion of clr\_s. In this case clr\_s is a single clk\_s cycle, but the length of clr\_s assertions are not restricted. The clearing-related signals are grouped at the bottom of the timing diagram.

When clr\_s is asserted it gets synchronized at the destination domain (based on <code>f\_sync\_type</code>) which activates the clr\_in\_prog\_d. clr\_in\_prog\_d is useful for destination sequential logic in that it can be used to initialize circuits knowing that the source domain is not scheduled to push any data packets until the clearing sequence is complete. The event that produces the clr\_in\_prog\_d assertion is then fed back to the source domain where it is synchronized (based on <code>r\_sync\_type</code>) to generate the clr\_sync\_s pulse. On the heals of the clr\_sync\_s pulse, the clr\_in\_prog\_s signal gets activated. Similar to the clr\_in\_prog\_d signal, clr\_in\_prog\_s and/or clr\_sync\_s can be used to initialize source domain sequential logic since it's implied that no destination domain popping will be occurring until the clearing sequence is completed.

The clr\_sync\_s event is then sent back for synchronization in the destination domain to de-activate clr\_in\_prog\_d and generate the clr\_cmplt\_d indicating to the destination domain that the source domain has been cleared and it can be in the "waiting" state for popping.

Now that the destination domain perceives that its clear sequence is done, that event is sent back to the source domain for synchronization which, in turn, de-activates <code>clr\_in\_prog\_s</code> and produces a <code>clr\_cmplt\_s</code> pulse. The de-activation of <code>clr\_in\_prog\_s</code> and subsequent <code>clr\_cmplt\_s</code> pulse indicates to the source domain that the destination domain logic has been cleared and all is ready for more pushing of data.

During the clearing process there will be occasions when the status flags and word counts could report incorrectly. This situation occurs when <code>clr\_in\_prog\_d</code> gets activated. Upon this event, the internal destination domain read pointer (used to calculate word counts and status flags) gets initialized to 0. The destination read pointer, which is always being synchronized to the source domain in the form of rd\_ptr\_s\_SYNC\_S2\_REF[3:0] (reference only signal) goes from 9 to 0. This change at the source domain compared to the unchanged source domain write pointer wr\_ptr\_s\_REF[3:0] (reference only signal) could cause <code>word\_cnt\_s[3:0]</code> and <code>fifo\_word\_cnt\_s[3:0]</code> to change from 0 to 9 which, in turn, could produce state changes in output status signals <code>fifo\_empty\_s</code>, <code>empty\_s</code>, <code>almost\_empty\_s</code>, <code>half\_full\_s</code>, and <code>almost\_full\_s</code>. In this example, no unwanted and incorrect state of these outputs occurs. But if the <code>clk\_d</code> rate is faster than the <code>clk\_s</code> rate, be aware that incorrect status may be reported during the clearing process.

Yet, having the word count and status flags report incorrectly during the clearing process is benign based on the knowledge that once the clr\_s is initiated the source domain knows that the clearing sequence has begun and no credence should be put on the system state until both domains are notified of clearing completion based on clr\_cmplt\_s and clr\_cmplt\_d assertions.

Figure 1-11 clr\_s Initiated Clearing Sequence




Figure 1-12 describes the timing from an initiated <code>clr\_d</code> pulse. The <code>clr\_d</code> initiated clearing sequence is similar to the <code>clr\_s</code> initiated clearing sequence with fewer synchronization feedback paths from beginning to completion.

When clr\_s is asserted it triggers the clr\_in\_prog\_s to activate. This event then gets synchronized by the source domain (based on <code>r\_sync\_type</code>) and produces the clr\_sync\_s pulse and activation of clr\_in\_prog\_s. The clr\_sync\_s pulse is then feedback, synchronized by the destination domain (based on <code>f\_sync\_type</code>), and de-activates the clr\_in\_prog\_d signal. This is followed by active pulses of clr\_sync\_d and clr\_cmplt\_d. Finally, the clr\_sync\_d pulse is feedback to the source domain where it gets synchronized and de-activates the clr\_in\_prog\_s signal followed by an asserted pulse of clr\_cmplt\_s.

During the clearing process there could be occasions when the status flags and word counts could report incorrectly just as in the clr\_s initiated case. This situation occurs when clr\_in\_prog\_d gets activated. Upon this event, the internal destination domain read pointer (used to calculate word counts and status flags) gets initialized to 0. The destination read pointer, which is always being synchronized to the source domain in the form of rd\_ptr\_s\_SYNC\_S2\_REF[3:0] (reference only signal) goes from 2 to 0. This change at the source domain compared to the unchanged source domain write pointer wr\_ptr\_s\_REF[3:0] causes

word\_cnt\_s[3:0] and fifo\_word\_cnt\_s[3:0] to change from 0 to 2 which, in turn, produces state changes in output status signals fifo\_empty\_s and empty\_s. In this example, no temporary incorrect reporting of the source status outputs are made. But when cases of a big disparity of clk\_d rate to clk\_s rate exists, when clk\_d has a much shorter period than clk\_s, there's a possibility of incorrect source domain status to be reported during the clearing sequence.

Figure 1-12 clr\_d Initiated Clearing Sequence




Figure 1-13 shows an initiation of a clr\_s where its duration is much longer than one clk\_s cycle. From this, the behavior of the clr\_in\_prog\_s and clr\_in\_prog\_d flags are sustained longer than those seen in Figure 1-11 in which clr\_s was only asserted a single clk\_s cycle.

Figure 1-13 Initiation of clr\_s much longer than clk\_s cycle




Figure 1-14 shows an example of a sequence where  $rst_s_n$  and  $rst_d_n$  are asserted. In this case,  $clk_d$  is faster than  $clk_s$  with  $rst_d_n$  asserted first followed by the assertion of  $rst_s_n$  within " $r_sync_type + 1$ "  $clk_s$  cycles ( $r_sync_type$  is 2 in this example). Note that the word counts and addresses go to 0 and the status flags settle into the appropriate state.

Figure 1-14 Example of Asynchronous System Reset





Figure 1-15 shows an example of a sequence where <code>init\_s\_n</code> and <code>init\_d\_n</code> are asserted. In this case, <code>clk\_d</code> is faster than <code>clk\_s</code> with <code>init\_d\_n</code> asserted first followed by the assertion of <code>init\_s\_n</code> within "r\_sync\_type + 1" <code>clk\_s</code> cycles (r\_sync\_type is 2 in this example). Note that the word counts and addresses go to 0 and the status flags settle into the appropriate state.


Figure 1-15 Example of Synchronous System Reset



### Considerations for Setting the mem\_mode Parameter

Depending on the logic being supplied to the DW\_fifo\_2c\_df, the setting of the *mem\_mode* parameter is determined. Refer to Figure 1-16 for the following discussion.

Figure 1-16 mem\_mode Settings Based on System Design



If the contains L1 and/or L2 logic clouds or delays that cause either push\_s and/or data\_s, respectively, to be late-arriving, then there potentially would be the need to re-time the writing signals into the RAM as denoted by register A. If register A of the RAM is required in the design, the *mem\_mode* parameter should be set to 4 or greater depending on the existence of registers B and C in the RAM.

Similarly, if there is an L3 logic cloud or delays that cause pop\_d to be late-arriving enough to require a register B in the RAM, then *mem\_mode* should be set to 2, 3, 6, or 7 depending on the existence of registers A and C in the RAM.

If delay is minimal through L1, L2, and L3 which does not require either register A or B in the RAM, then depending on the internal delay of the datapath through the RAM to its output a re-timing register C may or may not be needed. If needed, then the *mem\_mode* must be set to either 1 (register C is exists) or 0 (register C does not exists).

The following is a table that lists the all possible supported RAM architectures and the required *mem\_mode* setting along with the resulting structure of the pre-fetch cache.

Synopsys, Inc.

Table 1-12 RAM Configuration Determines mem\_mode Setting

Does RAM register exist?				
Α	В	С	mem_mode Setting	Pre-fetch Cache Structure
no	no	no	0	register 1
no	no	yes	1	register 1 and 2
no	yes	no	2	register 1 and 2
no	yes	yes	3	register 1, 2 and 3
yes	no	no	4	register 1
yes	no	yes	5	register 1 and 2
yes	yes	no	6	register 1 and 2
yes	yes	yes	7	register 1, 2 and 3

# **Related Topics**

- Memory FIFO Overview
- DesignWare Building Block IP Documentation Overview

## **HDL Usage Through Component Instantiation - VHDL**

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW Foundation comp.all;
entity DW_fifo_2c_df_inst is
      generic (
        inst_width
                             : POSITIVE := 8;
                             : POSITIVE := 8;
        inst_ram_depth
        inst_mem_mode
                             : NATURAL := 5;
        inst_f_sync_type
                            : NATURAL := 2;
                            : NATURAL := 2;
        inst_r_sync_type
        inst clk ratio
                             : INTEGER := 7;
        inst rst mode
                             : NATURAL := 1;
        inst err mode
                             : NATURAL := 0;
        inst tst mode
                             : NATURAL := 0;
        inst_verif_en
                             : NATURAL := 2;
        inst_clr_dual_domain : NATURAL := 1
        );
      port (
        inst_clk_s
                             : in std_logic;
        inst_rst_s_n
                             : in std_logic;
        inst init s n
                            : in std logic;
        inst_clr_s
                            : in std_logic;
        inst_ae_level_s
                            : in std_logic_vector
                           (bit width(inst ram depth+1)-1 downto 0);
        inst_af_level_s
                             : in std_logic_vector(bit_width(inst_ram_depth+1)-1 downto
0);
        inst push s n
                            : in std logic;
        inst_data_s
                             : in std_logic_vector(inst_width-1 downto 0);
        clr_sync_s_inst
                             : out std_logic;
        clr_in_prog_s_inst
                           : out std logic;
        clr_cmplt_s_inst
                             : out std_logic;
        fifo word cnt s inst: out
                std_logic_vector(bit_width(inst_ram_depth+(1+(inst_mem_mode
                mod 2))+((inst_mem_mode/2) mod 2))-1 downto 0);
        word cnt s inst
                             : out
                std_logic_vector(bit_width(inst_ram_depth+1)-1 downto 0);
        fifo_empty_s_inst
                            : out std_logic;
                             : out std logic;
        empty s inst
        almost_empty_s_inst : out std_logic;
        half_full_s_inst
                            : out std_logic;
        almost full s inst : out std logic;
        full_s_inst
                             : out std_logic;
        error_s_inst
                            : out std_logic;
        inst clk d
                             : in std logic;
        inst_rst_d_n
                            : in std_logic;
```

```
inst init d n
                             : in std logic;
        inst clr d
                             : in std logic;
        inst_ae_level_d
                             : in
                std_logic_vector(bit_width(inst_ram_depth+1)-1 downto 0);
                            : in
        inst af level d
                std_logic_vector(bit_width(inst_ram_depth+1)-1 downto 0);
        inst_pop_d_n
                            : in std_logic;
        clr_sync_d_inst
                            : out std_logic;
        clr_in_prog_d_inst : out std_logic;
        clr_cmplt_d_inst
                            : out std logic;
        data d inst
                             : out std logic vector(inst width-1 downto 0);
        word_cnt_d_inst
                             : out
                std logic vector(bit width(inst ram depth+(1+(inst mem mode
                mod 2) + ((inst mem mode/2) mod 2)) - 1 downto 0);
        empty_d_inst
                             : out std_logic;
        almost empty d inst : out std logic;
        half_full_d_inst
                            : out std_logic;
        almost_full_d_inst : out std_logic;
        full d inst
                             : out std logic;
        error_d_inst
                            : out std_logic;
        inst_test
                            : in std_logic
        );
    end DW_fifo_2c_df_inst;
architecture inst of DW fifo 2c df inst is
begin
    -- Instance of DW fifo 2c df
    U1 : DW_fifo_2c_df
    generic map ( width => inst_width, ram_depth => inst_ram_depth,
                mem_mode => inst_mem_mode, f_sync_type => inst_f_sync_type,
                r_sync_type => inst_r_sync_type, clk_ratio => inst_clk_ratio,
                rst_mode => inst_rst_mode, err_mode => inst_err_mode,
                tst_mode => inst_tst_mode, verif_en => inst_verif_en,
                clr dual domain => inst clr dual domain )
    port map ( clk_s => inst_clk_s, rst_s_n => inst_rst_s_n, init_s_n =>
    inst_init_s_n,
    clr s => inst clr s, ae level s => inst ae level s, af level s =>
    inst_af_level_s,
    push_s_n => inst_push_s_n, data_s => inst_data_s, clr_sync_s =>
    clr sync s inst,
    clr_in_prog_s => clr_in_prog_s_inst, clr_cmplt_s => clr_cmplt_s_inst,
     fifo_word_cnt_s => fifo_word_cnt_s_inst, word_cnt_s => word_cnt_s_inst,
     fifo_empty_s => fifo_empty_s_inst, empty_s => empty_s_inst,
    almost_empty_s => almost_empty_s_inst,
    half full s => half full s inst, almost full s => almost full s inst,
     full_s => full_s_inst, error_s => error_s_inst,
     clk_d => inst_clk_d, rst_d_n => inst_rst_d_n, init_d_n => inst_init_d_n,
```

```
clr_d => inst_clr_d, ae_level_d => inst_ae_level_d, af_level_d =>
    inst af level d,
    pop_d_n => inst_pop_d_n, clr_sync_d => clr_sync_d_inst,
    clr_in_prog_d => clr_in_prog_d_inst, clr_cmplt_d => clr_cmplt_d_inst,
    data_d => data_d_inst, word_cnt_d => word_cnt_d_inst,
    empty_d => empty_d_inst, almost_empty_d => almost_empty_d_inst,
    half_full_d => half_full_d_inst, almost_full_d => almost_full_d_inst,
     full_d => full_d_inst, error_d => error_d_inst, test => inst_test );
end inst;
-- Configuration for use with a VHDL simulator
-- pragma translate_off
library DW06;
configuration DW fifo 2c df inst cfg inst of DW fifo 2c df inst is
  for inst
    -- NOTE: If desiring to model missampling, uncomment the following
    -- line. Doing so, however, will cause inconsequential errors
    -- when analyzing or reading this configuration before synthesis.
    -- for U1: DW_fifo_2c_df use configuration DW06.DW_fifo_2c_df_cfg_sim_ms; end
for;
  end for; -- inst
end DW_fifo_2c_df_inst_cfg_inst;
-- pragma translate_on
```

### **HDL Usage Through Component Instantiation - Verilog**

```
module DW_fifo_2c_df_inst( inst_clk_s, inst_rst_s_n, inst_init_s_n, inst_clr_s,
inst ae level s,
          inst_af_level_s, inst_push_s_n, inst_data_s, clr_sync_s_inst,
clr in prog s inst, clr cmplt s inst,
          fifo_word_cnt_s_inst, word_cnt_s_inst, fifo_empty_s_inst,
          empty_s_inst, almost_empty_s_inst, half_full_s_inst, almost_full_s_inst,
full s inst,
          error_s_inst, inst_clk_d, inst_rst_d_n, inst_init_d_n, inst_clr_d,
          inst_ae_level_d, inst_af_level_d, inst_pop_d n, clr_sync_d_inst,
clr in prog d inst,
          clr_cmplt_d_inst, data_d_inst, word_cnt_d_inst, empty_d_inst,
almost_empty_d_inst,
                half full d inst, almost full d inst, full d inst, error d inst,
inst test );
parameter width = 8;
parameter ram_depth = 8;
parameter mem_mode = 5;
parameter f_sync_type = 2;
parameter r_sync_type = 2;
parameter clk_ratio = 3;
parameter rst_mode = 1;
parameter err_mode = 1;
parameter tst_mode = 0;
parameter verif_en = 1;
parameter clr dual domain = 1;
`define ram_cnt_width 4 // ceil(log2(ram_depth+1))
`define fifo_cnt_width 4 // ceil(log2((ram_depth+1+(mem_mode % 2)+((mem_mode/2) %
2))+1))
input inst clk s;
input inst_rst_s_n;
input inst init s n;
input inst_clr_s;
input [`ram_cnt_width-1:0] inst_ae_level_s;
input [`ram_cnt_width-1:0] inst_af_level_s;
input inst_push_s_n;
input [width-1:0] inst_data_s;
output clr_sync_s_inst;
output clr_in_prog_s_inst;
output clr cmplt s inst;
output [`fifo_cnt_width-1:0] fifo_word_cnt_s_inst;
output [`ram_cnt_width-1:0] word_cnt_s_inst;
output fifo_empty_s_inst;
output empty_s_inst;
```

```
output almost empty s inst;
output half full s inst;
output almost_full_s_inst;
output full_s_inst;
output error s inst;
input inst_clk_d;
input inst_rst_d_n;
input inst_init_d_n;
input inst_clr_d;
input [`fifo cnt width-1:0] inst ae level d;
input [`fifo_cnt_width-1:0] inst_af_level_d;
input inst pop d n;
output clr_sync_d_inst;
output clr in prog d inst;
output clr_cmplt_d_inst;
output [width-1:0] data_d_inst;
output [`fifo cnt width-1:0] word cnt d inst;
output empty_d_inst;
output almost_empty_d_inst;
output half full d inst;
output almost_full_d_inst;
output full_d_inst;
output error_d_inst;
input inst_test;
    // Instance of DW_fifo_2c_df
   DW fifo_2c_df #(width, ram_depth, mem_mode, f_sync_type, r_sync_type, clk_ratio,
rst_mode, err_mode, tst_mode, verif_en, clr_dual_domain)
      U1 ( .clk_s(inst_clk_s), .rst_s_n(inst_rst_s_n),
.init_s_n(inst_init_s_n), .clr_s(inst_clr_s), .ae_level_s(inst_ae_level_s),
.af_level_s(inst_af_level_s), .push_s_n(inst_push_s_n), .data_s(inst_data_s),
.clr_sync_s(clr_sync_s_inst), .clr_in_prog_s(clr_in_prog_s_inst),
.clr_cmplt_s(clr_cmplt_s_inst), .fifo_word_cnt_s(fifo_word_cnt_s_inst),
.word_cnt_s(word_cnt_s_inst), .fifo_empty_s(fifo_empty_s_inst),
.empty_s(empty_s_inst), .almost_empty_s(almost_empty_s_inst),
.half_full_s(half_full_s_inst), .almost_full_s(almost_full_s_inst),
.full_s(full_s_inst), .error_s(error_s_inst), .clk_d(inst_clk_d),
.rst_d_n(inst_rst_d_n), .init_d_n(inst_init_d_n), .clr_d(inst_clr_d),
.ae_level_d(inst_ae_level_d), .af_level_d(inst_af_level_d),
.pop_d_n(inst_pop_d_n), .clr_sync_d(clr_sync_d_inst),
.clr in prog d(clr in prog d inst), .clr cmplt d(clr cmplt d inst),
.data_d(data_d_inst), .word_cnt_d(word_cnt_d_inst), .empty_d(empty_d_inst),
.almost_empty_d(almost_empty_d_inst), .half_full_d(half_full_d_inst),
.almost_full_d(almost_full_d_inst), .full_d(full_d_inst),
```

.error\_d(error\_d\_inst), .test(inst\_test) );
endmodule

### **Copyright Notice and Proprietary Information**

© 2018 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

#### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 690 E. Middlefield Road Mountain View, CA 94043

www.synopsys.com

48