

Virtual Memory

**Instructor:** Jenny Song




## Review: Virtual Memory

- Next level in the memory hierarchy:
  - Provides program with illusion of a very large main memory:
  - -Working set of "pages" reside in main memory others reside on disk.
- Also allows OS to share memory, protect programs from each other
- Today, more important for protections. just another level of memory hierarchy
- Each process thinks it has all the memory to itself
- (Historically, it predates caches)

#### Review: Address Space

- Address space = set of addresses for all available memory locations
- Now, two kinds of memory addresses:
  - Virtual Address Space
    - Set of addresses that the user program knows about
  - Physical Address Space
    - Set of addresses that map to actual physical locations in memory
    - Hidden from user applications
- Memory manager maps between these two address spaces

#### Review: Virtual vs Physical Addresses




Many of these (software & hardware cores)

One main memory

- Processes use virtual addresses, e.g., 0 ... 0xffff,ffff
  - · Many processes, all using same (conflicting) addresses
- Memory uses physical addresses (also, e.g., 0 ... 0xffff,ffff)
  - Memory manager maps virtual to physical addresses

# Review: Virtual to Physical Address Translation




- Each program operates in its own virtual address space; ~only program running
- Each is protected from the other
- OS can decide where each goes in memory
- Hardware gives virtual -> physical mapping

# Virtual Memory and Physical Memory


- Programs use virtual addresses (VAs)
  - Space of all virtual addresses called virtual memory (VM)
  - Divided into pages indexed by virtual page number (VPN)

- Main memory indexed by physical addresses (PAs)
  - Space of all physical addresses called physical memory (PM)
  - Divided into pages indexed by physical page number (PPN)


- Each process has its own virtual memory, but all processes must *share* physical memory



 Pages in physical memory correspond to pages in virtual memory




- Each process has a table mapping its physical/virtual pages



Virtual Memory (A)


| , | VPN      | PPN      | Valid    |
|---|----------|----------|----------|
|   | 0        | X        | 0        |
|   | 1        | X        | 0        |
|   | <u>2</u> | <u>o</u> | <u>1</u> |
|   | <u>3</u> | <u>2</u> | <u>1</u> |
|   | 4        | X        | 0        |
|   | 5        | X        | 0        |
|   | 6        | X        | 0        |
|   | <u>7</u> | <u>3</u> | <u>1</u> |




Physical Memory

7/23/2020 CS61C Su20 - Lecture 19 9

When a process needs more data, the oldest (LRU) page is removed from PM and replaced with a new page from disk



When a process needs more data, its oldest (LRU) page is removed from PM and replaced with a new page from disk




 Each process has a table mapping its physical/virtual pages

| 1<br>2<br>3<br>4<br>5 |
|-----------------------|
| 2<br>3<br>4<br>5      |
| 3 4 5                 |
| 5                     |
| 5                     |
|                       |
| 6                     |
|                       |
| 7                     |
|                       |

Virtual Memory (A)


| , | VPN      | PPN      | Valid    |
|---|----------|----------|----------|
|   | 0        | х        | 0        |
|   | 1        | X        | 0        |
|   | <u>2</u> | <u>0</u> | <u>o</u> |
|   | <u>3</u> | <u>2</u> | <u>1</u> |
|   | 4        | X        | 0        |
|   | 5        | X        | 0        |
|   | 6        | X        | 0        |
|   | <u>7</u> | <u>3</u> | <u>1</u> |




Physical Memory

7/23/2020 CS61C Su20 - Lecture 19 12

When a process needs more data, its oldest (LRU) page is removed from PM and replaced with a new page from disk




- Each process has a table mapping its physical/virtual pages



Virtual Memory (A)

| VPN      | PPN      | Valid    |
|----------|----------|----------|
| 0        | х        | 0        |
| 1        | X        | 0        |
| <u>2</u> | <u>o</u> | <u>o</u> |
| <u>3</u> | <u>2</u> | 1        |
| 4        | X        | 0        |
| <u>5</u> | <u>0</u> | <u>1</u> |
| 6        | X        | 0        |
| <u>7</u> | <u>3</u> | 1        |



Physical Memory

7/23/2020 CS61C Su20 - Lecture 19 14

## Agenda

- Virtual Memory and Page Tables
- Translation Lookaside Buffer (TLB)
- VM Performance
- VM Wrap-up

Given a request for an address (virtual) we have to locate the data in physical memory.

The process of converting a virtual address to a physical address is called address translation!


Virtual addresses can be broken into two parts (much like we broke them down for T/I/O): we'll call the two parts the <u>page number</u> and the <u>offset</u>:

Virtual Address

Virtual Page Number Offset

We can calculate the size of these fields like we did with caches:

- sizeof(Address) = log\_2(Virtual Memory Size)
- sizeof(offset) = log\_2(page size)
- sizeof(VPN) = log\_2(# of virtual pages)
  - = address size offset size



#### Locating a Virtual Byte

256B Virtual Memory 32B Page

Offset: 5 bits

VPN:  $log_2(256/32) = 3 bits$ 

Break address into fields:

0b101 00100

**VPN: 101** 

Offset: 00100 Locate page

3

Virtual Memory (A)

VM = 256 B Page = 32 B

## Locating a Virtual Byte


Break address into fields:

0b101 00100

**VPN: 101** 

Offset: 00100

Locate byte within page:




7/23/2020

CS61C Su20 - Lecture 19

We can calculate the size of these fields like we did with caches:

- sizeof(Address) = log\_2(Physical Memory Size)
- sizeof(offset) = log\_2(page size)
- sizeof(PPN) = log\_2(# of Physical pages)
  - = address size offset size



## Locating a Physical Byte

Because we've also divided physical memory into pages, the same process applies here!
Given a physical address:

- Break the address into page number (PPN) and offset
- Locate the page
- Locate the byte within the page

#### But wait...

We still haven't solved our original problem: given a virtual address I can find a virtual byte, given a physical address I can find a physical byte, but:

How do I go from virtual address to physical address?

23

 Each process has a table mapping its physical/virtual pages

| 0 |  |
|---|--|
| 1 |  |
| 2 |  |
| 3 |  |
| 4 |  |
| 5 |  |
| 6 |  |
| 7 |  |
|   |  |

Virtual Memory (A)


| VPN      | PPN      | Valid |
|----------|----------|-------|
| 0        | х        | 0     |
| 1        | х        | 0     |
| 2        | <u>0</u> | 1     |
| <u>3</u> | 2        | 1     |
| 4        | х        | 0     |
| 5        | х        | 0     |
| 6        | х        | 0     |
| <u>7</u> | <u>3</u> | 1     |

Physical Memory


7/23/2020 CS61C Su20 - Lecture 19 24

## Page Table Entry Format

- Contains either PPN or indication not in main memory
- memoryDirty = Page has been modified recently
- Valid = Valid page table entry
  - $-1 \rightarrow$  virtual page is in physical memory
  - $-0 \rightarrow$  OS needs to fetch page from disk Page Fault!
- Access Rights checked on every access to see if allowed (provides protection)
  - —Read, Write, Executable: Can fetch instructions from page
  - —Protection Fault!



#### Page Table Layout




#### **Protection Between Processes**

- With a bare system, addresses issued with loads/stores are real physical addresses
- This means any program can issue any address, therefore can access any part of memory, even areas which it doesn't own
  - —Example: the OS data structures
- How does having a page table isolate and protect processes?

#### **Protection Between Processes**

- In order to create a physical address from a virtual one, we have to convert our page number (VPN -> PPN)
  - To do this, we look up a mapping for the VPN in our page table!
- We can only "find" mappings for pages we own!
  - All other mappings are invalid or blank!
- Therefore, we cannot construct physical addresses we do not have access to :)

#### Private Address Space per User



## Agenda

- Virtual Memory and Page Tables
  - Hierarchical Page Table
- Translation Lookaside Buffer (TLB)
- VM Performance
- VM Wrap-up

#### How Big is the Page Table?

Cal EECS

- 64 MiB RAM
- 32-bit virtual address space
- 1 KiB pages

Offset Bits = 
$$log_2 (1024) = 10$$

# Virtual Page Bits = 
$$32 - 10 = 22$$
 ( $2^{22}$  entries in the page table!)

# Physical Page Bits = 
$$log_2(2^{26}) - 10$$

Total Bytes 
$$\approx 2^{22} * 2 \approx 2^{23}$$
 B

Number of pages = 
$$2^{23} / 2^{10} = 2^{13}$$
 PAGES

- (A) Less than 1 Page
- (B) Less than 100 Pages
- (C) Less than 1000 Pages


(D) More than 1000 Pages

## Where Should Page Tables Reside?

 Space required by the page tables (PT) is proportional to the address space, number of users, ...

 $\Rightarrow$  Too large to keep in registers, or caches....

- Idea: Keep PTs in the main memory
  - How can we find the page table in memory if the page table is how we learn Physical addresses?????
  - PT Base Register: stores Physical Address of current Page Table



7/23/2020 CS61C Su20 - Lecture 19 34

#### Linear Page Table

Data Pages Page Table Page Table Entry (PTE) contains: PPN PPN Valid bit to indicate if page exists Dirty bit if page is modified PPN PPN (physical page number) for a memory-resident page Offset Permission bits for protection and usage (read, write, exec) **PPN** OS sets the Page Table Base PPN Register whenever active user process changes **VPN** 0..10 PPN 0..01 **PPN** 0...00 PT Base Register VPN Offset Virtual address


## Linear Page Table: Problems

Linear page tables can be really large (span multiple pages), and sparsely populated!

What if I only need the first page (0) and the last page (N) in my virtual memory space? I have to load the *entire page table!* 


What if there was a way to only load/create the sections I need as I need them?

### Hierarchical Page Table



37


### Hierarchical Page Table Walk: SPARC v8



MMU does this table walk in hardware on a TLB miss


38

7/23/2020 CS61C Su20 - Lecture 19



7/23/2020 CS61C Su20 - Lecture 19 39

### Two-Level Page Tables in Physical Memory




# Agenda

- Virtual Memory
- Page Tables
- Translation Lookaside Buffer (TLB)
- VM Performance
- VM Wrap-up

# Virtual Memory Problem

- 2+ physical memory accesses per data access= SLOW!
- Since locality in pages of data, there must be locality in the translations of those pages
- Build a separate cache for the Page Table
  - —For historical reasons, cache is called a *Translation* Lookaside Buffer (TLB)
  - —Notice that what is stored in the TLB is NOT memory data, but the VPN → PPN mappings


### TLBs vs. Caches




- TLBs usually small, typically 32–128 entries
- TLB access time comparable to cache (much faster than accessing main memory)
- TLBs usually are fully/highly associativity

### Where Are TLBs Located?

- Which should we check first: Cache or TLB?
  - —Can cache hold requested data if corresponding page is not in physical memory? No – check PT first
  - ─With TLB first, does cache receive VA or PA?



### Address Translation Using TLB



### Typical TLB Entry Format

| Valid | Ref | Access Rights | Dirty | VPN (Tag) | PPN |
|-------|-----|---------------|-------|-----------|-----|
| Χ     | Χ   | XXX           | X     |           |     |

- Valid whether that TLB ENTRY is valid (unrelated to PT)
- Access Rights: Data from the PT
- Dirty: Consistent with PT
- Ref: Used to implement LRU
  - Set when page is accessed, cleared periodically by OS
- PPN: Data from PT
- VPN: Data from PT

# Fetching Data on a Memory Read

- 1) Check TLB (input: VPN, output: PPN)
  - —TLB Hit: Fetch translation, return PPN
  - —TLB Miss: Check page table (in memory)
    - Page Table Hit: Load page table entry into TLB
    - Page Table Miss (Page Fault): Fetch page from disk to memory, update corresponding page table entry, then load entry into TLB
- 2) Check cache (input: PPN+Page Offset, output: data)
  - —Cache Hit: Return data value to processor
  - —Cache Miss: Fetch data value from memory, store it in cache, return it to processor

### Page Faults

- Load the page off the disk into a free page of memory
  - —Switch to some other process while we wait
- Interrupt thrown when page loaded and the process' page table is updated
  - When we switch back to the task, the desired data will be in memory
- If memory full, replace page (LRU), writing back if necessary, and update both page table entries
  - —Continuous swapping between disk and memory called "thrashing"

# **Context Switching**

- How does a single processor run many programs at once?
- Context switch: Changing of internal state of processor (switching between processes)
  - —Save register values (and PC) and change value in Page Table Base register
- What happens to the TLB?
  - —Current entries are for a different process (similar VAs, though!)
  - —Set all entries to invalid on context switch

# Agenda

- Virtual Memory
- Page Tables
- Translation Lookaside Buffer (TLB)
- VM Performance
- VM Wrap-up


### **Performance Metrics**

- VM performance also uses Hit/Miss Rates and Miss Penalties
  - —TLB Miss Rate: Fraction of TLB accesses that result in a TLB Miss
  - —Page Table Miss Rate: Fraction of PT accesses that result in a page fault
- Caching performance definitions remain the same
  - Somewhat independent, as TLB will always pass
     PA to cache regardless of TLB hit or miss

### VM Performance

- Virtual Memory is the level of the memory hierarchy that sits below main memory
  - —TLB comes before cache, but affects transfer of data from disk to main memory
  - Previously we assumed main memory was lowest level, now we just have to account for disk accesses
- Same CPI, AMAT equations apply, but now treat main memory like a mid-level cache

### **Typical Performance Stats**



#### Caching

cache entry cache block (≈32 bytes) cache miss rate (1% to 20%) cache hit (≈1 cycle) cache miss (≈100 cycles)

#### VM paging

page frame
page (≈4 Ki bytes)
page miss rate (<0.001%)
page hit (≈100 cycles)
page fault (≈5M cycles)

# Impact of Paging on AMAT (1/2)

- Memory Parameters:
  - -L1 cache hit = 1 clock cycles, hit 95% of accesses
  - -L2 cache hit = 10 clock cycles, hit 60% of L1 misses
  - DRAM = 200 clock cycles (≈100 nanoseconds)
  - Disk = 20,000,000 clock cycles (≈10 milliseconds)
- Average Memory Access Time (no paging):
  - $-1 + 5\% \times 10 + 5\% \times 40\% \times 200 = 5.5$  clock cycles
- Average Memory Access Time (with paging):
  - -5.5 (AMAT with no paging) +?

# Impact of Paging on AMAT (2/2)

- Average Memory Access Time (with paging) =
  - 5.5 + 5%×40%× (1-HR<sub>Mem</sub>)×20,000,000
- AMAT if HR<sub>Mem</sub> = 99%?
  - $5.5 + 0.02 \times 0.01 \times 20,000,000 = 4005.5 \ (\approx 728 \times 100)$
  - 1 in 20,000 memory accesses goes to disk: 10 sec program takes 2 hours!
- AMAT if HR<sub>Mem</sub> = 99.9%?
  - $5.5 + 0.02 \times 0.001 \times 20,000,000 = 405.5$
- AMAT if HR<sub>Mem</sub> = 99.9999%
  - $5.5 + 0.02 \times 0.000001 \times 20,000,000 = 5.9$

# Impact of TLBs on Performance


- Each TLB miss to Page Table ~ L1 Cache miss
- TLB Reach: Amount of virtual address space that can be simultaneously mapped by TLB:
  - —TLB typically has 128 entries of page size 4-8 KiB
  - $-128 \times 4 \text{ KiB} = 512 \text{ KiB} = \text{just } 0.5 \text{ MiB}$
- What can you do to have better performance?
  - —Multi-level TLBs ← Conceptually same as multi-level caches

  - Variable page size (segments)Special situationally-used "superpages" in CS61C

# Agenda


- Virtual Memory
- Page Tables
- Administrivia
- Translation Lookaside Buffer (TLB)
- VM Performance
- VM Wrap-up

### Page-Based Virtual-Memory Machine



58

#### **Address Translation**



7/23/2020 CS61C Su20 - Lecture 19

# Summary

- User program view:
  - Contiguous memory
  - Start from some set VA
  - "Infinitely" large
  - Is the only running program
- Reality:
  - Non-contiguous memory
  - Start wherever available memory is
  - Finite size
  - Many programs running simultaneously

- Virtual memory provides:
  - Illusion of contiguous memory
  - All programs starting at same set address
  - Illusion of ~ infinite memory (2<sup>32</sup> or 2<sup>64</sup> bytes)
  - Protection, Sharing
- Implementation:
  - Divide memory into chunks (pages)
  - OS controls page table that maps virtual into physical addresses
  - memory as a cache for disk
  - TLB is a cache for the page table